

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

# **ECE-124 LAB MANUAL**

V1.9A LAB 2

Course: ECE-124 Digital Circuits and Systems

# 1 Lab 2 – VHDL - Combinational Circuits 1– Simple ALU (Dataflow / Structural VHDL)

The primary goal of this lab session is to gain more experience with VHDL for combinational logic design. Some new VHDL components will be introduced along with their associated data format requirements.

# 1.1 Lab2 Intended Learning Outcomes

By the end of this lab, students should be able to:

- 1) **IMPLEMENT** VHDL design units (entities, components and architectures)
- 2) APPLY VHDL Components into new Structural VHDL designs
- 3) **UNDERSTAND** basic VHDL Dataflow (Adder and Multiplexer) designs
- 4) **CREATE** a digital design for a simple Arithmetic Logic Unit (ALU) and confirm with simulation

#### 1.2 Lab2 Outline

## Attendance will be taken.

The lab starts with a brief review of the design entry methods used in Lab1 and some VHDL. The following new topics will be presented:

- 1 Recalling some parts of a VHDL Design from Lab 1
- 2 Design Re-use in VHDL with Structural coding style

Then the Lab will be getting into background details for the Lab2 project

- 3 Project Setup for Lab2
- 4 Lab2 Part A: New VHDL Component What is a Seven Segment Decoder function?
- 5 Lab2 Part B: New VHDL Component What is a Multiplexer or MUX function?
- 6 Lab2 Part C: Creating a Simple Logic Processor from a Multiplexer Design
- 7 Lab2 Part D: New VHDL Component What is an Adder function?
- 8 Lab2 Part E: A Little bit on Signal Concatenation
- 9 Lab2-Project Brief

## 1.3 Lab2 Activities

#### 1.3.1 Recall from Lab1:

In the Lab1, some basic gate functionality was created in the FPGA. Some of the tools and utilities available within the Quartus FPGA development environment were briefly explored. The top-level design was schematic based. A subordinate block in schematic form was developed and added into the design hierarchy. Later the design went through a process to "synthesize" the design into a logical gates representation so that functional simulations could be completed. Later a functional STIMULUS file was created to stimulate the synthesized gate design in simulation. After completion, the simulation results were compared against the truth tables for the gates implemented.

A VHDL design that was functionally equivalent to the schematic version was also created. Then it was added to the top level of the FPGA design.

As a final design step, some output polarity control was added (one in schematic form, one in VHDL form).

Simulations were used to confirm that the design, whether in schematic or VHDL form, were equivalent.

Then the two methods for design entry were used to create another pair of blocks. This second pair of blocks offered the functionality of a Signal Polarity state control. The concepts of Active-HI and Active-LO signals were covered. The new enhancements were added to the top level design and further simulations were accomplished.

Having completed a functional verification of the schematic design entry with simulation, a full design COMPILATION was run so that a download file could be created for loading into the LogicalStep board FPGA. Later, it was confirmed that by observing the LED patterns that the schematic entry design worked in actual hardware.

#### 1.3.2 Recalling Some Parts of a VHDL Design

The VHDL language uses two main parts to describe a design unit (hardware block):

- 1 Entity declaration: declares the design unit name and the ports
- 2 Architecture description: implements the actual functionality of the entity.

The Entity portion is used to define the inputs and outputs and the signal types.

The Architecture portion has further details presented below.

#### 1.3.3 Lab2 VHDL – Architecture Styles

For Lab2 there are just two VHDL coding styles being used in the Architecture section:

- a) Dataflow: where the relation between inputs and outputs are declared using logical equations
- b) Structural: where you use previously created VHDL designs and are using them in a different design as components

Lab1 was VERY BASIC in scope, and it used the only one style of VHDL coding (<u>DATAFLOW</u>) that just basic Boolean equations and two-input gates. Lab2 will use that style as well and will also use a second VHDL style called STRUCTURAL.

Quite often a VHDL design is constituted from smaller VHDL blocks connected to form a more complex VHDL function. Using a hierarchy of VHDL blocks in this manner is the <u>STRUCTURAL</u> VHDL style. <u>This</u> will be the style required at the top-level of the design for Lab2 and remaining labs.

Before we begin to use Structural VHDL, we first must understand the Component declaration. It looks very much like an Entity declaration (see below). See an example Entity syntax below for a VHDL file called VHDL\_gates and a companion Component declaration in another file that could use the VHDL\_gates file. They are very close in syntax content. One thing to remember in the <u>Component Declarations</u> is that the port names must match those defined in the Entity declarations of the VHDL file being used. The nets to the <u>Component Instances</u> may require unique names.

```
ENTITY VHDL_gates IS

PORT

(

AND_IN1, AND_IN2,NAND_IN1, NAND_IN2, OR_IN1,OR_IN2, XOR_IN1, XOR_IN2: IN std_logic;
AND_OUT, NAND_OUT, OR_OUT, XOR_OUT: OUT std_logic
);
END VHDL_gates;

COMPONENT VHDL_gates
PORT

(

AND_IN1, AND_IN2,NAND_IN1, NAND_IN2, OR_IN1,OR_IN2, XOR_IN1, XOR_IN2: IN std_logic;
AND_OUT, NAND_OUT, OR_OUT, XOR_OUT: OUT std_logic
);
END COMPONENT;
```

After a Component is declared inside a VHDL architecture section there is still the signal hook-up to its interfaces to be done. This is done by Port Mapping inputs, outputs or internal signals to an instance of a component. The connections to the instance must be done in the same order as the input, output ports order as outlined in the Component port list.

Basic Signal Types such as **std\_logic** and **std\_logic\_vector(msb downto lsb)** are used in VHDL designs to carry logic values. The std\_logic type is used for a single logic bit connection. The std\_logic\_vector

type is used to bundle multiple logic signals of type std\_logic. The (msb downto lsb) denote the starting and ending index values of the individual std\_logic signals in the group.

The Lab1 VHDL file called VHDL gates.vhd is shown below:

If we were to write the LogicalStep\_Lab1\_top as a VHDL file so that it could use the above VHDL\_gates file as a component, then the LogicalStep\_Lab1\_top could look something like that shown in the figure below with the Component INSTANCES (inst1, inst2) added in the bottom section.

```
LogicalStep_Lab1_top.vhd
 🖷 | 🐽 📝 | 輩 彗 | 🖪 🗗 怆 | 🕡 🖫 | 🙋 | 267
         LIBRARY ieee;
USE ieee.std_logic_1164.all;
 5
6
7
      □Entity LogicalStep_Lab1_top is
                     pb : in std_logic_vector(1 downto 0);
leds : out std_logic_vector(7 downto 0)
 8
9
       end LogicálStep_Lab1_top;
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
      ☐ Architecture Structural_VHDL_Example of LogicalStep_Lab1_top is
         -- add COMPONENT declarations here ---
      component VHDL_gates
                     AND_IN1, and_in2, nand_in1, nand_in2, or_in1, or_in2, xor_in1, xor_in2 : in std_logic; and_out, NAND_OUT, OR_out, XOR_out : out std_logic
            end component;
      ᆸ-
         -- add internal signal declarations here ---
        begin
      inst1: VHDL_gates port map (
                                               pb(0), pb(1), pb(0), pb(1), pb(0), pb(1), pb(0), pb(1), leds(0), leds(1), leds(2), leds(3)
36
37
38
39
      inst2: VHDL_gates port map (
                                               pb(0), pb(1), pb(0), pb(1), pb(0), pb(1), pb(0), pb(1), leds(4), leds(5), leds(6), leds(7)
40
41
         end Structural VHDL Example:
```


This example above can be used as a reference for the component instantiation exercises in the lab session to connect signals at the top level of a design to ports of components..

Some syntax generalities to notice from the above example:

- 1) The last element in the list of ports etc. must not have a terminating semi-colon (see lines 8,17,31,33).
- 2) VHDL signal names or port names are NOT case sensitive in VHDL (see lines 16, 17).
- 3) Individual std\_logic elements can be separated from a std\_logic\_vector by using the index (e.g.: pb(0)).
- 4) The ports in the example components and instances in the Lab1 VHDL example are shown as 1-bit wide ports. VHDL also offers syntax for multi-bit ports to be used in the Entity and Component declarations This can be seen in the Lab2 entities and components for the sevensegment.vhd file shown later.

## 1.3.4 Project Setup for Lab2

Start the LAB2 like what was done in Lab1 by creating a new project folder on the C: Drive/users/<name>/.../ECE-124 folder. Using the Windows File Explorer go to your ECE-124 folder directory and create a Lab2 subfolder. Go to LEARN and download the Lab2 Zipped folder "Lab2" into the ECE-124/Lab2 folder. Extract the contents into the Lab2 project folder.



Start up the Quartus Prime platform and begin a new project (Using FILE>New Project Wizard).

Click **NEXT** to go to the next slide.

The project parameters will now be entered (MAKE SURE THAT THERE ARE NO SPACES USED).


Project Folder: C:/users/<name>/ECE-124/Lab2

Project Name: LogicalStep\_Lab2

Project Top Level: LogicalStep\_Lab2\_top


Click **NEXT** to go to the next slide.

Then click NEXT on the New Project Wizard Dialog Window. Then click NEXT again (with Empty Project). Then the dialog box below shows up.



Click on the ADD All button. This will bring the starter design files (downloaded from Learn) into the Quartus LogicalStep\_Lab2 project.

Click NEXT on dialog windows for Family, Device & Board Settings until you reach the following window (EDA Tool Settings). Then choose (1) Modelsim-Altera and (2) VHDL from the drop-down menu according to the following figure:




Now the Project setup is entered. Click FINISH.

# **IMPORTANT:** Do this step next.

Next, in Quartus, the Lab2 TCL script must be run to assign the FPGA device type, the FPGA pin assignments for the FPGA that are reserved for the LogicalStep FPGA and finally the project LogicalStep\_Lab2 is created and opened.

Go to the Tools tab and SELECT the Tcl Scripts option. The dialog box below should appear:




SELECT the TCL file "LogicalStep\_Lab2.tcl" and then click on the RUN button as in the figure above.

The following should appear when it is finished.




Click the OK Button and close the TCL Scripts window.

# 1.4 Lab 2 Part A: NEW VHDL Component - What is a Seven Segment Decoder?



The LogicalStep board has two seven segment displays available.

To drive each display, we typically use a hex to seven-segment decoder. Hex input values (4 bits) are used to represent hex variable values and the decoder converts the 4-bit hex values (the 3210 column below), to a pattern of 7 bits to drive the seven LEDs or segments. A snip of a VHDL example of this function is shown below with some seven-segment codes hidden.



Question: For this example, how big of a task do you feel it would be to enter the function above with just schematic gates??

#### TAKE-AWAY:

→ A Hardware Description Language (HDL) method is often much more efficient than the schematic design entry method.

Earlier, the <u>top level design file</u> (of LogicalStep\_Lab2\_top.vhd), was downloaded from LEARN into the Lab2 project folder. This time, the top-level design file is a VHDL file. Notice in the screenshot below, that the pins are declared in the Entity section rather than in a schematic.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
1
2
3
4
5
6
7
8
9
10
                                ilStep_Lab2_top is port (
    : in std_logic;
    : in std_logic_vector(3 downto 0);
    : in std_logic_vector(7 downto 0); -- The switch inputs
    : out std_logic_vector(7 downto 0); -- for displaying the switch content
    : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
    : out std_logic; -- seg7 digi selectors
    : seg7 digi selectors
       sw
leds
11
12
13
14
15
               seg7_data : out std_logic_
seg7_char1 : out std_logic;
seg7_char2 : out std_logic
        end LogicalStep_Lab2_top;
16
17
18
19
20
21
22
23
24
25
26
27
        □architecture SimpleCircuit of LogicalStep_Lab2_top is
         I -- Components Used
               component SevenSegment port (
                             : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
                                                                                               -- 7-bit outputs to a 7-segment
                sevenseg : out std_logic_vector(6 downto 0)
28
29
30
31
32
33
                end component:
34
35
36
37
        □-- Create any signals, or temporary variables to be used
          -- Note that there are two basic types and mixing them is difficult
-- unsigned is a signal which can be used to perform math operations such as +, -, *
-- std_logic_vector is a signal which can be used for logic operations such as OR, AND, NOT, XOR
38
39
40
41
42
43
44
45
46
                                            : std_logic_vector(6 downto 0);
: std_logic_vector(3 downto 0);
               signal seg7_A
signal hex_A
           -- Here the circuit begins
           begin
48
49
50
51
52
53
54
55
56
57
58
59
              hex_A <= sw(3 downto 0);
              seg7_data <= seg7_A;
        □ -- COMPONENT HOOKUP
           -- generate the seven segment coding
                INST1: SevenSegment port map(hex_A, seg7_A);
           end SimpleCircuit;
```

In the above example, the component for the SevenSegment decoder is already declared as well as two signal busses (hex\_A and seg7\_A). Note how (between the "begin" and "end" statements) the busses (signal groupings) are connected:

Signal name being assigned is on the left hand side (hex\_A), followed by "<=" and then the signal connection or value is on the right hand side (sw(3 downto 0)).

Note also, how the instantiation of the component "Sevensegment" is done. YOU must add the above VHDL code to your LogicalStep\_Lab2\_top.vhd file.

## 1.4.1 Hunting for "BUGS"


Next, run an <u>ANALYSIS</u> and <u>SYNTHESIZE</u> compilation process to allow a functional simulation model to be created. This can be done by going to the Processing TAB and then selecting "<u>Processing>Start>Analysis</u> and <u>Synthesis</u>" option.

NOTE: WE WILL NOT BE DOWNLOADING THIS DESIGN DUE TO PIN PROPERTY CONSTRAINTS (pin drive settings) AT THIS STAGE OF THE LAB.THE LOGICALSTEP\_LAB2\_TOP design is for synthesis and simulation ONLY.


For this Lab, there are a few small "logic errors planted" into the provided SevenSegment.vhd file that must be discovered during functional simulations and must be corrected to meet the Lab2 project requirements later. There are three bugs in the SevenSegment.vhd table file.

Create a NEW **University Program VWF** simulation file (FILE>NEW>University Program VWF). When the simulation window appears, go to the Node Finder window and select the following pins **in the order** specified: sw[3], sw[2], sw[1], sw[0], seg7\_data[6], seg7\_data[5], seg7\_data[4], seg7\_data[3], seg7\_data[1], seg7\_data[0].

After selection of the group click on the '>' button to copy them to the Selected Nodes window.



Then click on the OK button. Then Click on the OK button on the Node Finder Dialog Box.




Within the simulation Window, one can group the individual nodes into "groups" or "buses". This can often save interpretation time of the simulation results. Start with the sw[3..0] nodes. SELECT the nodes in the following order with the Control Key continually pressed:

sw[3], sw[2], sw[1], sw[0].


With all of these signals highlighted RIGHT-CLICK over the names column and some options appear.

SELECT the **Grouping** option as in the above figure.


A new window will appear for the group of nodes as shown below. Leave the name "sw" but set the RADIX to Hexadecimal. Click OK.




Below, one can now see that the representation of the four sw nodes is replaced with a single BUS group called sw and its data is represented in Hexadecimal format.



Now we must add some STIMULUS to represent counting in hex. With the sw bus still selected Click on the COUNT VALUE button ( ). A window like that shown below will appear. Set the counting to increment by one every 50 nsec.




Now you should see the stimulus like the screenshot below:



Save the file as waveform.vwf.

Now <u>run the Functional simulation</u> with the sw bus incrementing HEX values (0 - F). Refer to the reference simulation below. Notice that for each HEX value in the simulation, there is a set of <u>column segment bit values</u>. Compare your simulation results with those in the simulation. Take note of any mismatched sets of <u>column</u> segment values per HEX input value in your simulation as compared to the reference <u>column</u> waveforms shown below.




After <u>noting the simulation differences</u> for the HEX values, open the SevenSegment.vhd file (inside Lab2 project directory) to correct the appropriate set of <u>row</u> segment values. The seg7\_data[0] bits are in the segment "A", seg7\_data[1] bits are in the segment "B", etc. Make the changes and then save the file in the Lab2 project folder. Then re-synthesize the design and run the simulation again to confirm the correct functionality as in the simulation above.

Save the repaired seven segment design. It is required for your Lab2 Demo.


## 1.5 Lab 2 Part B: NEW VHDL Component - What is a Multiplexer or MUX function?

Multiplexers are used to select different data sources of input to a downstream function input or process. The selection is controlled by the state of the SELECT control inputs (see Figure 63).

Multiplexers can be found in a number of input/output ratios (e.g.: 2 to 1, 4 to 1, 8 to 1 ...)



The figure on the left is a simple 2 to 1 multiplexer or MUX function. Its output function "f" will pass thru the w0 input value when the "select" control input "s" is in a LOW state (or a "0"). When "s" is HIGH (or "1") the output function "f" will equal the value from the w1 input.



A graphical representation example of a <u>QUAD-bit</u> 4 to 1 multiplexer is shown below for your reference on the left. A VHDL companion is shown below. All busses are 4 bits wide. The 2-bit selector can direct any of 4 input ports to the output port.

Create a copy of this hex\_mux.vhd file in your Lab2 project folder as shown below.

## 1.5.1 Connecting to the External Seven Segment Displays with a Special Multiplexer (segment7\_mux)

With the SevenSegment design debugged from Part A, we will now use it in Part B of this Lab. There are two seven segment displays on the LogicalStep board so two SevenSegment decoders will be required. Therefore, there must be a second <u>instance</u> of the SevenSegment decoder added to the next version of the LogicalStep\_Lab2\_top design.

<u>Disconnect the SevenSegment decoder outputs (INST1) from the seg7 data pins</u> that were used in Part A. <u>This can be done by removing the "seg7 data <= seg7 A"</u> line from the LogicalStep Lab2 top file (added in Part A).

```
-- Here the circuit begins

begin

hex_A <= sw(3 downto 0);
seg7_data <= seg7_A;

--COMPONENT HOOKUP
-- generate the seven segment coding

INST1: SevenSegment port map(hex_A, seg7_A);
end simplecircuit;
```

Declare a second 4-bit wide <u>SIGNAL</u> group called hex\_B. This signal group will have the same width (4 bits) as the hex\_A signal bus when declared.

Declare a second 7-bit wide **SIGNAL** group called seg7\_B. (seg7\_B will look identical in declaration as seg7\_A).

```
signal hex_A
signal hex_B
signal seq7_A
signal seq7_B
signal seq7_B
signal seq7_B
signal seq7_B
signal seq7_B
signal seq7_B
: std_logic_vector(6 downto 0);
```


Now connect the sw[7..4] switch inputs to this new signal group called hex\_B.

Add a second <u>instance</u> of the **SevenSegment** decoder component and name it as INST2. For example:

```
INST2: SevenSegment port map (... ...);
```

Connect the other end of the hex\_B bus to the INST2 SevenSegment decoder inputs. Connect the output port of INST2 will connect to seg7\_B.

#### Recall:



Note the orientation of Digit1 and Digit2 on the board. Your FPGA design will need to use the <u>provided</u> seven segment multiplexer function.


A <u>unique</u> (14 input to 7 output) MUX (segment7\_mux) will be added to your design for this purpose on the LogicalStep board. It is like having <u>seven</u> 2-to-1 muxes in

parallel <u>with an internally controlled select signal inside it</u> (some counter logic is inside for this). This mux <u>is not suitable</u> for other purposes.

Make a declaration like the one above for this component by inserting it in the declaration area (just below the sevensegment component declaration in the LogicalStep\_Lab2\_top.vhd file). Also, instantiate the **segment7\_mux** function instance as INST3 below the INST2 instance just added. For example:

INST3: segment7\_mux port map (.....);

Refer to the diagram below for the signal connections among instances INST1, INST2 and INST3.




The port mapping to all instances must be done in the same order as declared in the respective Component declaration.

For INST1, hex\_A is already connected at the input. Seg7\_A is already connected to the INST1 output. Similarly, for INST2 the input connection is to hex\_B and its output connection is to seg7\_B.

For INST3, the <u>port mapping</u> should match the order of the ports in the SEG7\_MUX component declaration port list. So, for the "clk" port, connect the "clkin\_50" signal (coming for the input pin "clkin\_50" listed in the Entity Section of the LogicalStep\_Lab2\_top file). Next, the INST1 and INST2 **outputs** (seg7\_A, seg7\_B) must be connected to the INST3 inputs (for <u>DIN2, DIN1</u> resp.). Then connect the 7-bit output data port **DOUT** to the seg7\_data(6 downto 0) port. Then, connect the DIG1 output of INST3 to the output port seg7\_char1 output pin and finally, connect the DIG2 output to the seg7\_char2 output pin.

Do a FULL compile on the design and download it to the FPGA.


The Dual seven-Segment display should follow the two sets of HEX inputs from the switches sw(3:0) (hex value should be displayed on Digit 1).



The digits should be correctly displayed if you were able to debug the sevensegment.vhd file earlier.

This functionality will be incorporated later into your Lab2 Project for demonstration.

# 1.6 Lab2 Part C: Creating a Simple Logic Processor from a Multiplexer Design



Using your knowledge of designing a VHDL 4 to 1 MUX from Part B, to <u>create a simple Logic Processor</u> that has just <u>two</u> 4-bit inputs (logic\_in0(3 downto 0), logic\_in1(3 downto 0)) and a two-bit port for a selecting any one of four logic operations. Then inside the Logic Processor, there will be four different selections available (AND, OR, XOR, XNOR).

The hex\_mux VHDL file described earlier, shows how the with/select construct can be used. For logic processing, the <u>AND function</u> could be inserted inside the with/select construct portion of the hex\_mux code replacing the hex\_num0 input line in the construct with something like:

(logic\_in0 AND logic\_in1) when "00".

Make sure that you save this new Logic Processor block with the same name as what you use in the entity section.

#### 1.6.1 Experimenting with the Logic Processor Design and Adding Push Buttons as Selectors

Before adding the Logic\_Processor function to your LogicalStep\_Lab2\_top file there will be another function to be created first. This VHDL component will be a function that inverts the pb\_n inputs. The outputs from this function will be the pb's used to select the logic function choice in your Logic\_Processor function.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

BENTITY PB_Inverters IS

PORT

pb_n : IN std_logic_vector(3 downto 0);
pb : OUT std_logic_vector(3 downto 0)

pb : OUT std_logic_vector(3 downto 0)

END PB_Inverters;

ARCHITECTURE gates OF PB_Inverters IS

ARCHITECTURE gates OF PB_Inverters IS

BEGIN

pb <= not(pb_n);

END gates;

END gates;
```

Create a new VHDL block called PB\_Inverters with the example code at the left. Declare a Component of this block at the top level and make an Instance of it as well.

Connect the four pb\_n input pins at the top-level to the inputs of that instance of the PB\_Inverters. Declare a new signal group called pb(3 downto 0) and connect it to the PB\_Inverters output port.

To your LogicalStep\_Lab2\_top.vhd file add a Component declaration in the declaration section to include the Logic Processor you created earlier.

For your Logic Processor, add an instance for it in the top level file (LogicalStep\_Lab2\_top). Connect the hex\_B and hex\_A signal groups, previously defined to the 2 input ports (logic\_in0, logic\_in1 resp.) of the Logic Processor instance.


Continuing with the Logic Processor connections from above, connect the Logic\_Processor select port (2 bits) to pb (1 downto 0).

Connect the Logic Processor outputs to leds (3 downto 0).


Do an **Analysis and Synthesis** compile. Correct any compile errors. to create a gate-level model for simulation.

Then start up a new simulation window to simulate this function with the following stimulus. In the simulation window add the nodes for all pb\_n, sw inputs and leds outputs. Under the EDIT TAB, set the End Time to 1.6 usec. Then group, sw(7 downto 4), sw(3 downto 0), pb\_n(1 downto 0), and leds (3 downto 0) and group name them as logic\_in0, logic\_in1, select\_n, and logic\_out, respectively.

Note that the pb\_n input pins <u>MUST BE represented as ACTIVE LOW</u>. Set the radix to **Binary** for all signals. The logic\_in0 and logic\_in1 values are 400 ns long each. The select\_n grouping values are 100 ns. The simulation End time is 1.6 us. You should see the leds output pins change to match the logic operation being done on the inputs. The simulation stimulus for the <u>FIRST student</u> on each Team is to be like the following:



The stimulus to be used by the **SECOND student** on each team is to be like the following:



<u>Each student of a team is to Save the respective Logic Processor simulation</u> for his/her Lab2 Report. On Learn, see the rubric on this.


## 1.7 Lab2 Part D: NEW VHDL Component - What is an Adder function?

An Adder can be of very useful in digital logic designs. It can vary in size and in performance.

To begin, we will discuss a typical adder design just having two <u>single-bit</u> logic inputs. The Adder will generate two outputs based on input logic levels. See the following truth table:

INPUT_B	INPUT_A	SUM OUTPUT	CARRY OUTPUT
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

This functionality can be implemented with logic gates in the following arrangement:



Now this is all well and good for adding just two single-bit operands. But what if we want to build an Adder that must add inputs having more than just one bit? Inputs that represent values greater than just a 1 or a 0 (ie: for a single-bit operand) will have to use more than one bit for each input quantity.

In such situations, there must be multiple bits per input. How do we systematically process <u>multiple</u> bits for an input? And if there is a "Carry\_Output" from a <u>lower order bit adder, how do we include it into the higher order single-bit adders?</u> We need to add a modest amount of complexity to the above single-bit logic adder design.

Let's expand the truth table that we just used.

First, we will change the name of the SUM\_OUPUT to <u>HALF ADDER SUM\_OUTPUT</u> and the Carry\_Output to <u>HALF ADDER CARRY\_OUTPUT</u>, respectively. The yellow highlighted part of the table below is identical to the previous one except that it is repeated to cover the span of the new input of CARRY\_IN values.

Now the CARRY IN is inserted into non-highlighted part of the table.


INPUTS TO HALF ADDER		INPUTS TO FULL ADDER			OUTPUTS	
INPUT_B	INPUT _A	HALF ADDER	HALF ADDER	CARRY_IN	FULL	FULL
		SUM OUTPUT	CARRY	(from lower	ADDER	ADDER
			OUTPUT	adder carry-	SUM	CARRY
				out)	OUTPUT	OUTPUT
0	0	0	0		0	0
0	1	1	0		1	0
1	0	1	0	0	1	0
1	1	0	1		0	1
0	0	0	0		1	0
0	1	1	0		0	1
1	0	1	0	1	0	1
1	1	0	1		1	1

The CARRY\_IN input (along with the two outputs of the HAFL-ADDER) is now included to generate a FULL ADDER function.

Specifically, when CARRY\_IN is "0", the FULL\_ADDER\_SUM\_OUTPUT is the same as the HALF\_ADDER\_SUM\_OUTPUT and the FULL\_ADDER\_CARRY\_OUTPUT is the same as the HALF\_ADDER\_CARRY\_OUTPUT.

But when the CARRY\_IN is a "1", the FULL\_ADDER outputs must change to generate the proper FULL\_ADDER\_SUM\_OUTPUT and FULL\_ADDER\_CARRY\_OUTPUT signals.

The above truth table can be represented by the circuit below. The original gates in the highlighted part of the above table, are what is described as a "HALF-ADDER". When the new gates are added to handle the CARRY\_IN input, the whole circuit is described as a FULL\_ADDER.




The FULL ADDER circuit is described above in Schematic form. For part of the Lab2 project you have to implement this FULL ADDER function in VHDL form. The above figure is just for a single-bit FULL adder. Let's call it a full adder 1bit file.

To create larger, multi-bit adders you will have to "daisy-chain" the carry-out of each single-bit Full\_Adder to the carry-in of the next single-bit Full\_Adder. For example, a four bit FULL\_ADDER will require FOUR of the above designs, daisy-chained together.

Because the full\_adder\_1bit can be used and re-used (with instances), your full\_adder\_4bit design could have the full\_adder\_1bit files declared as a Component in the declaration section of the full\_adder\_4bit file. Then use four instances of the full\_adder\_1bit, daisy-chained together with the Carry signals.

<u>Create VHDL</u> files for the full\_adder\_1bit.vhd and full\_adder\_4bit .vhd designs in the Lab2 project folder. Complete the design of the full\_adder\_1bit.vhd <u>first</u> and then the full\_adder\_4bit.vhd file.

Then in the full\_adder\_4bit.vhd file, declare the full\_adder\_1bit as a component and add four instances of it. Then connect signals to the instances as shown below.



As mentioned above, use four daisy-chained instances of your full\_adder\_1bit to implement the full\_adder\_4bit (VHDL Structural design style).

## 1.7.1.1 Experimenting with the Full Adder 4bit Design

To test your full\_adder\_4bit.vhd design at the LogicalStep\_Lab2\_top.vhd level we want to use the Display digits on the LogicalStep board.

Disconnect the hex\_A and hex\_B signals from the two sevensegment instances (INST1, INST2).

Connect hex\_A and hex\_B to the 4-bit inputs of an instance of the full\_adder\_4bit. Also, assign a '0' (use single quotes) to the cin port of the full\_adder\_4bit.

Connect the full\_adder\_4bit hex\_sum output to the INST1 sevensegment instance.

The connection for the Carry\_Out signal from the full\_adder\_4bit is explained in the next section (Part E).

## 1.7.1.2 Lab2 Part E: A Little Bit of Signal Concatenation VHDL

Next, a concatenation of "000" and the full\_adder\_4bit carry\_out signal to the INST2 input. Follow the example below to accomplish this.

In order to group signals to other signal groups, you can use the <u>concatenation operator</u> in VHDL. The VHDL concatenate operator is ampersand (&).

For example, assuming that signal\_A is a 3-bit signal and signal\_B is a 1-bit signal you can group these two and create a new 4-bit signal named signal\_C.

```
--Declare a new 4-bit signal
signal signal_C : std_logic_vector (3 downto 0);
--Concatenation
signal_C <= signal_A & signal_B;</pre>
```

In the concatenation operator example shown above, signal\_A will be the MSB of the signal\_C group after combining signals. You can use this operator to group onto a 4-bit signal group.


Whatever you name the new 4-bit group signal, connect this new signal grouping as a hex quantity to the INST2 input.

<u>NOTE:</u> The most significant Carry\_Out signal for the full\_adder\_4bit can be considered as the MOST SIGNIFICANT BIT of the SUM (ie: a Bit 5 in this example).

Do a FULL Compilation of the design and download it to the LogicalStep board. Test the 4 bit adder design by setting the hex values for hex\_A and hex\_B with the switches. The hex formatted sum should appear on Digits 1 and 2.

## 1.7.2 Lab2 Project Brief for Demonstration and Lab2 Report

The previous parts of Lab2 will be used to develop a <u>simple</u> ALU with the LogicalStep\_Lab2\_top design. An ALU is an Arithmetic Logic Unit, which is a fundamental part of the computer. The schematic diagram of the top level of the lab2 project is shown below.



#### **NOTES:**

VHDL STRUCTURAL STYLE MUST BE USED AT THE TOP LEVEL (LogicalStep\_Lab2\_top.vhd). NO DATAFLOW CONSTRUCTS WILL BE ALLOWED (logic keywords AND, OR, XOR, NAND, INV etc. or with/select constructs etc.) <u>AT THE TOP LEVEL</u>.

The PB\_Inverters, various multiplexers, logic\_processor, and full\_adder\_4bit VHDL files have been developed in the previous part of this lab.

Based on your knowledge of multiplexer design, create a new VHDL mux design file for a 2 to 1 multiplexer with two 4-bit input ports and one 4-bit output port. A single-bit Selector port will also be required. Then instantiate all modules at the top level and connect them with appropriate internal signals that you are declaring.

The ALU project for Lab2 will consist of two input hex values. Operand\_A will be connected to the ALU over a signal group "hex\_A". SW(3 downto 0) will be used for Operand A. Operand\_B will be connected to the ALU over a signal group "hex\_B". SW(7 downto 4) will be used for Operand B.

There will be an inverter function that can invert all four of the active\_low pb\_n(3 downto 0). But this design will only need two of the inverted outputs (pb(1 downto 0) from that block.

The Logic Processor will process the two operands in a bit-wise fashion. The Logic Processor will offer 4 different logic operations on the operands and the logical results will appear on leds(3 downto 0).

The pb\_n(1 downto 0) will be used to select the logic function type according to the following table:

Pb_n(1)	Pb_n(0)	Logic Function
1	1	AND
1	0	OR
0	1	XOR
0	0	XNOR

The 4 bit Full Adder and operands are connected to a small multiplexer network.

When pb(2) is '0' (so pb\_n(2) is therefore to be a '1'), the multiplexers direct the two operand values to the digit displays (Operand A on DIGIT2 and Operand B on DIGIT1).

When pb(2) is '1' (so pb\_n(2) is therefore to be a '0'), the multiplexers direct the Adder values to the digit displays (SUM on DIGIT2 and ("000" & carry) on DIGIT1).

Do a FULL Compile on the design, resolve any errors, download to the LogicalStep board to test it out. Have the Lab2 Project ready for demonstration during the next Lab Session.

EACH STUDENT MUST SUBMIT A REPORT. You can have the common Team design for your VHDL files. BUT The simulations and annotations MUST BE YOUR OWN WORK. **Only TEXT fonts will be accepted**.

For your Lab2 Report, you can take screenshots of your VHDL code files but please make sure they are READABLE. Please add your Lab\_Session number, Team number, Lab2\_REPORT, and both student names at the TOP of each requested VHDL file.

# ALL VHDL FILES ARE REQUIRED FOR THIS REPORT (except for the segment7 mux.vhd code).

You can use screenshots to capture your <u>Logic Processor simulation</u> for your Lab2 report. Please use a graphics editor to insert <u>textual</u> annotations to point out areas of interest. (see ECE-124 Simulation Tips and the Example Report files on Learn). No cursive fonts or handwritten characters will be accepted.

Please refer to the Lab2 Report rubric on LEARN.

There are many reports being submitted and the management of all of these files for downloading and marking among the different TA's etc. can be rather INTENSE. So please help out everyone by following the naming formats as described below. **THIS IS REQUIRED**.

See the Required Lab2 report format description below.

# LAB2 Report Submission Requirements

ONE pdf report file (in PDF format with Portrait or Landscape orientation) for each Group.

Report Name: LS20x\_Tyy\_ LAB2\_REPORT\_Group\_#(.pdf)

The entire <u>report must be a single PDF file</u>. The <u>filename</u> must be the same as the title above with the /session/team number/Lab2\_REPORT/group number etc.

The report is due in the Learn Dropbox folder on the DUE DATE specified on Learn. A late report submission will have a mark reduction of 5% for the first 24 hours and 10% per day afterward.

# The Report Content order:

1)TITLE PAGE: showing the name of the file (e.g.: LS201 Txx Lab2 REPORT Group XX)

- 2) LogicalStep\_Labx\_top. vhd file (can be a snip(s)):
  - All Team Student Name(s) at the top of the VHDL File
  - Show all VHDL code for this top-level file. It must use the **STRUCTURAL VHDL** style only.
  - Try to organize the code into a logical flow for good readability.
  - Add comments preceded by '--' to describe the VHDL code
- 3) Subordinate VHDL files (such as any "Component".vhd files --- can be a snip(s)):
  - All Team Student Name(s) at the top of the VHDL File
  - Show all the other project VHDL code files next (segment7 mux.vhd is not required).
  - Try to organize the file code into a logical flow for good readability (STRUCTURAL/Dataflow VHDL)
  - Add comments preceded by '--' to describe the VHDL coding
- 4) Supporting documentation requested for in the Lab Report Rubric on Learn:

#### In general for reports:

- Simulations with comments (test inserted with a graphics editor) to highlight interesting points.
- Your annotations should illustrate to the MARKER that you understand what is being displayed.
- Insert the annotated simulation into your report.

NEXT LAB SESSION: You will be designing a Magnitude Comparator (from scratch) that will be used in subsequent labs. An Energy Monitor Logic function will be developed in Lab3.

ECE-124 Lab Manual (VERSION)1.9a Lab 2	29
<del></del>	
University of Waterloo	