

RomWBW Hardware

Version 3.5

Updated 08 May 2025

RetroBrew Computers Group www.retrobrewcomputers.org

Wayne Warthen wwarthen@gmail.com

Contents

1	Supp	orted Hardware Platforms	1
2	Platfo	orm Configurations	4
	2.1	Duodyne	4
		2.1.1 Duodyne Z80 System	4
	2.2	Dyno	6
		2.2.1 Dyno Z180 SBC	6
	2.3	EP Mini-ITX	7
		2.3.1 EP Mini-ITX Z180	7
	2.4	Easy Z80	8
		2.4.1 Easy Z80 SBC	8
		2.4.2 Tiny Z80 SBC	0
	2.5	FPGA Z80	2
		2.5.1 FPGA Z80 S100	2
	2.6	Genesis	3
		2.6.1 Genesis STD Z180	3
	2.7	Heathkit H8	4
		2.7.1 Heath H8 Z80 System	4
	2.8	Mark IV Z180 SBC	5
		2.8.1 Mark IV Z180 SBC	5
	2.9	NABU	7
		2.9.1 NABU w/ RomWBW Option Board	7
	2.10	Nhyodyne	8
		2.10.1 Nhyodyne Z80 MBC	8
	2.11	RetroBrew Z80	0
		2.11.1 RetroBrew Z80 SBC	0
		2.11.2 RetroBrew Z80 SimH	1
	2.12	RetroBrew N8	2
		2.12.1 RetroBrew N8 Z180 SBC	2
	2.13	RCBus Z80	3
		2.13.1 RCBus Z80 CPU Module	3

Contents RomWBW Hardware

		2.13.2 RCBus Z80 CPU Module (KIO)
		2.13.3 Z80-512K CPU/RAM/ROM Module
		2.13.4 Z80 ZRC CPU Module
		2.13.5 Z80 ZRC CPU Module (RAM)
		2.13.6 Z80 ZRC512 CPU Module
		2.13.7 Z80 EaZy80-512 CPU Module
		2.13.8 Z80 K80W CPU Module
	2.14	RCBus Z180
		2.14.1 RCBus Z180 CPU Module (External)
		2.14.2 RCBus Z180 CPU Module (Native)
		2.14.3 Z180 Z1RCC CPU Module
	2.15	RCBus Z280
		2.15.1 RCBus Z280 CPU Module (External)
		2.15.2 RCBus Z280 CPU Module (Native)
		2.15.3 Z280 ZZRCC CPU Module
		2.15.4 Z280 ZZRCC CPU Module (RAM)
		2.15.5 Z280 ZZ80MB SBC
	2.16	RCBus eZ80
		2.16.1 RCBus eZ80 CPU Module
	2.17	Rhyophyre
		2.17.1 Rhyophyre Z180 SBC
	2.18	\$100
		2.18.1 S100 Computers Z180
	2.19	Small Computer Central Z180
		2.19.1 SC126 Z180 SBC
		2.19.2 SC130 Z180 SBC
		2.19.3 SC131 Z180 Pocket Comp 61
		2.19.4 SC140 Z180 CPU Module
		2.19.5 SC503 Z180 CPU Module
		2.19.6 SC700 Z180 CPU Module
	2.20	Z80-Retro
		2.20.1 Z80-Retro SBC
	2.21	Zeta
		2.21.1 Zeta Z80 SBC
	2.22	Zeta V2
		2.22.1 Zeta V2 Z80 SBC
3	Dovis	e Drivers 71
3	3.1	Character
	3.1	
	J.Z	Disk

Content	s	RomWBW Hardware
3.3	Video	72
3.4	Keyboard	73
3.5	Audio	73
3.6	RTC (RealTime Clock)	73
3.7	DsKy (DiSplay KeYpad)	74
3.8	System	74
4 UN/	A Hardware BIOS	75
4.1	UNA Usage Notes	76
5 Erra	ıta	77

Chapter 1

Supported Hardware Platforms

This section contains a summary of the system configuration target for each of the pre-built ROM images included in the RomWBW distribution.

It is intended to help you select the correct ROM image and understand the basic hardware components supported. Detailed hardware system configuration information should be obtained from your system provider/designer.

The table below summarizes the hardware platforms currently supported by RomWBW along with the standard pre-built ROM image(s).

Description	Bus	ROM Image File	Baud Rate
RetroBrew Z80 SBC ¹	ECB	SBC_std.rom	38400
RetroBrew Z80 SimH ¹	-	SBC_simh.rom	38400
RetroBrew N8 Z180 SBC ¹ (date >= 2312)	ECB	N8_std.rom	38400
Zeta Z80 SBC ² , ParPortProp	-	ZETA_std.rom	38400
Zeta V2 Z80 SBC ² , ParPortProp	-	ZETA2_std.rom	38400
Mark IV Z180 SBC ³	ECB	MK4_std.rom	38400
RCBus Z80 CPU Module ⁴ , 512K RAM/ROM	RCBus	RCZ80_std.rom	115200
RCBus Z80 CPU Module (KIO) ⁴ , 512K w/KIO	RCBus	RCZ80_kio_std.rom	115200
RCBus Z180 CPU Module (External) ⁴	RCBus	RCZ180_ext_std.rom	115200
RCBus Z180 CPU Module (Native) ⁴	RCBus	RCZ180_nat_std.rom	115200
RCBus Z280 CPU Module (External) ⁴	RCBus	RCZ280_ext_std.rom	115200
RCBus Z280 CPU Module (Native) ⁴	RCBus	RCZ280_nat_std.rom	115200
RCBus eZ80 CPU Module ¹³ , 512K RAM/ROM	RCBus	RCEZ80_std.rom	115200
Easy Z80 SBC ²	RCBus	RCZ80_easy_std.rom	115200
Tiny Z80 SBC ²	RCBus	RCZ80_tiny_std.rom	115200

Description	Bus	ROM Image File	Baud Rate
Z80-512K CPU/RAM/ROM Module ²	RCBus	RCZ80_skz_std.rom	115200
SC126 Z180 SBC ⁵	BP80	SCZ180_sc126_std.rom	115200
SC130 Z180 SBC ⁵	RCBus	SCZ180_sc130_std.rom	115200
SC131 Z180 Pocket Comp ⁵	-	SCZ180_sc131_std.rom	115200
SC140 Z180 CPU Module ⁵	Z50	SCZ180_sc140_std.rom	115200
SC503 Z180 CPU Module ⁵	Z50	SCZ180_sc503_std.rom	115200
SC700 Z180 CPU Module ⁵	RCBus	SCZ180_sc700_std.rom	115200
Dyno Z180 SBC ⁶	Dyno	DYNO_std.rom	38400
Nhyodyne Z80 MBC ¹	MBC	MBC_std.rom	38400
Rhyophyre Z180 SBC ¹	-	RPH_std.rom	38400
Z80 ZRC CPU Module ⁷	RCBus	RCZ80_zrc_std.rom	115200
Z80 ZRC CPU Module (RAM) ⁷	RCBus	RCZ80_zrc_ram_std.rom	115200
Z80 ZRC512 CPU Module ⁷	RCBus	RCZ80_zrc512_std.rom	115200
Z80 EaZy80-512 CPU Module ⁷	RCBus	RCZ80_ez512_std.rom	115200
Z80 K80W CPU Module ⁷	RCBus	RCZ80_k80w_std.rom	115200
Z180 Z1RCC CPU Module ⁷	RCBus	RCZ180_z1rcc_std.rom	115200
Z280 ZZRCC CPU Module ⁷	RCBus	RCZ280_zzrcc_std.rom	115200
Z280 ZZRCC CPU Module (RAM) ⁷	RCBus	RCZ280_zzrcc_ram_std.re	om115200
Z280 ZZ80MB SBC ⁷	RCBus	RCZ280_zz80mb_std.ron	n 115200
Z80-Retro SBC ⁸	-	Z80RETRO_std.rom	38400
S100 Computers Z180 ⁹	S100	S100_std.rom	57600
Duodyne Z80 System ¹	Duo	DUO_std.rom	38400
Heath H8 Z80 System ¹⁰	H8	HEATH_std.rom	115200
EP Mini-ITX Z180 ¹¹	RCBus?	EPITX_std.rom	115200
NABU w/ RomWBW Option Board ¹⁰	NABU	NABU_std.rom	115200
FPGA Z80 S100 ⁹	S100	FZ80_std.rom	9600
Genesis STD Z180 ¹²	STD	GMZ180_std.rom	115200

¹Designed by Andrew Lynch

²Designed by Sergey Kiselev

³Designed by John Coffman

⁴RCBus compliant (multiple products/designers)

⁵Designed by Stephen Cousins

⁶Designed by Steve Garcia

⁷Designed by Bill Shen

⁸Designed by Peter Wilson

⁹Designed by John Monahan

RCBus refers to Spencer Owen's RC2014 bus specification and derivatives including RC26, RC40, RC80, and BP80.

The RCBus Z180 & Z280 require a separate RAM/ROM memory module. There are two types of these modules and you must pick the correct ROM for your type of memory module. The first option is the same as the 512K RAM/ROM module for RC/BP80 Bus. This is called external ("ext") because the bank switching is performed externally from the CPU. The second type of RAM/ROM module has no bank switching logic – this is called native ("nat") because the CPU itself provides the bank switching logic. Only Z180 and Z280 CPUs have the ability to do bank switching in the CPU, so the ext/nat selection only applies to them. Z80 CPUs have no built-in bank switching logic, so they are always configured for external bank switching.

The standard ROM images will detect and install support for certain devices and peripherals that are on-board or frequently used with each platform. If the device or peripheral is not detected at boot, the ROM will simply bypass support appropriately.

In some cases, support for multiple hardware components with potentially conflicting resource usage are handled by a single ROM image. It is up to the user to ensure that no conflicting hardware is in use.

All pre-built ROM images are pure binary files (they are not "hex" files). They are intended to be programmed starting at the very start of the ROM chip (address 0). Most of the pre-built images are 512KB in size. If your system utilizes a larger ROM, you can just program the image into the first 512KB of the ROM for now.

¹⁰Designed by Les Bird

¹¹Designed by Alan Cox

¹²Designed by Doug Jackson

¹³Designed by Dean Netherton

Chapter 2

Platform Configurations

2.1 Duodyne

2.1.1 Duodyne Z80 System

ROM Image File: DUO_std.rom

Default CPU Speed 8.000 MHz
Interrupts Mode 2
System Timer CTC
Serial Default 38400 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=66, SWIO=66DSRTC: MODE=STD, IO=148

PCF: IO=86UART: IO=88UART: IO=168UART: IO=112UART: IO=120

SIO MODE=ZP, IO=96, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=ZP, IO=96, CHANNEL B, INTERRUPTS ENABLED

- LPT: MODE=SPP, IO=72DMA: MODE=DUO, IO=64
- CH: IO=78CHUSB: IO=78CHSD: IO=78MD: TYPE=RAM

MD: TYPE=ROM

- FD: MODE=DUO, IO=128, DRIVE 0, TYPE=3.5" HD
- FD: MODE=DUO, IO=128, DRIVE 1, TYPE=3.5" HD
- PPIDE: IO=136, MASTER
- PPIDE: IO=136, SLAVE
- SD: MODE=MT, IO=140, UNITS=1
- SPK: IO=148
- CTC: IO=96, TIMER MODE=COUNTER, DIVISOR=18432, HI=256, LO=72, INTERRUPTS ENABLED

Notes:

2.2 Dyno

2.2.1 Dyno Z180 SBC

ROM Image File: DYNO_std.rom

Default CPU Speed	18.432 MHz
Interrupts	Mode 2
System Timer	Z180
Serial Default	38400 Baud
Memory Manager	Z180
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• BQRTC: IO=80

ASCI: IO=192, INTERRUPTS ENABLED
ASCI: IO=193, INTERRUPTS ENABLED

MD: TYPE=RAMMD: TYPE=ROM

FD: MODE=DYNO, IO=132, DRIVE 0, TYPE=3.5" HD
FD: MODE=DYNO, IO=132, DRIVE 1, TYPE=3.5" HD

PPIDE: IO=76, MASTERPPIDE: IO=76, SLAVE

2.3 EP Mini-ITX

2.3.1 EP Mini-ITX Z180

ROM Image File: EPITX_std.rom

Default CPU Speed	18.432 MHz
Interrupts	Mode 2
System Timer	Z180
Serial Default	115200 Baud
Memory Manager	Z180
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
ASCI: IO=193, INTERRUPTS ENABLED

UART: IO=160UART: IO=168

• TMS: MODE=MSX, IO=152, SCREEN=40X24, KEYBOARD=NONE

MD: TYPE=RAMMD: TYPE=ROM

• FD: MODE=EPFDC, IO=72, DRIVE 0, TYPE=3.5" HD

• FD: MODE=EPFDC, IO=72, DRIVE 1, TYPE=3.5" HD

• SD: MODE=EPITX, IO=66, UNITS=1

2.4 Easy Z80

2.4.1 Easy Z80 SBC

ROM Image File: RCZ80_easy_std.rom

Default CPU Speed 10.000 MHz
Interrupts Mode 2
System Timer CTC
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0
 LCD: IO=218, SIZE=20X4
 DSRTC: MODE=STD, IO=192

INTRTC: ENABLEDUART: IO=128UART: IO=136

UART: IO=160
 UART: IO=168

• SIO MODE=STD, IO=128, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=STD, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

· SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

• CHUSB: IO=62

• CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

PPIDE: IO=32, MASTER

PPIDE: IO=32, SLAVE

- SD: MODE=PIO, IO=105, UNITS=1
- CTC: IO=136, TIMER MODE=COUNTER, DIVISOR=18432, HI=256, LO=72, INTERRUPTS ENABLED

Notes:

2.4.2 Tiny Z80 SBC

ROM Image File: RCZ80_tiny_std.rom

Default CPU Speed 16.000 MHz
Interrupts Mode 2
System Timer CTC
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

UART: IO=128 UART: IO=136 UART: IO=160

UART: IO=168

INTRTC: ENABLED

• SIO MODE=STD, IO=24, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=STD, IO=24, CHANNEL B, INTERRUPTS ENABLED

SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

CHUSB: IO=62CHUSB: IO=60MD: TYPE=RAM

• MD: TYPE=ROM

FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=144, MASTER

• IDE: MODE=RC, IO=144, SLAVE

PPIDE: IO=32, MASTERPPIDE: IO=32, SLAVE

SD: MODE=PIO, IO=105, UNITS=1

 CTC: IO=16, TIMER MODE=COUNTER, DIVISOR=18432, HI=256, LO=72, INTERRUPTS ENABLED

Notes:

2.5 FPGA Z80

2.5.1 FPGA Z80 S100

ROM Image File: FZ80_std.rom

Default CPU Speed 8.000 MHz
Interrupts None
System Timer None
Serial Default 9600 Baud
Memory Manager Z2
ROM Size 0 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=255

• DS5RTC: RTCIO=104, IO=104

• SSER: IO=52

• LPT: MODE=S100, IO=199

• FV: IO=192, KBD MODE=FV, KBD IO=3

KBD: ENABLEDSCON: IO=0

• MD: TYPE=RAM

PPIDE: IO=48, MASTERPPIDE: IO=48, SLAVE

• SD: MODE=FZ80, IO=108, UNITS=2

Notes:

· Requires matching FPGA code

2.6 Genesis

2.6.1 Genesis STD Z180

ROM Image File: GMZ180_std.rom

Default CPU Speed	18.432 MHz
Interrupts	Mode 2
System Timer	Z180
Serial Default	115200 Baud
Memory Manager	Z180
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• GM7303: IO=48

• DSRTC: MODE=STD, IO=132

INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
ASCI: IO=193, INTERRUPTS ENABLED

MD: TYPE=RAMMD: TYPE=ROM

IDE: MODE=GIDE, IO=32, MASTER
IDE: MODE=GIDE, IO=32, SLAVE
SD: MODE=GM, IO=132, UNITS=1

Notes:

2.7 Heathkit H8

2.7.1 Heath H8 Z80 System

ROM Image File: HEATH_std.rom

Default CPU Speed	16.384 MHz
Interrupts	Mode 1
System Timer	None
Serial Default	115200 Baud
Memory Manager	Z2
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• H8P: IO=240

INTRTC: ENABLED

• UART: IO=232

• UART: IO=224

• UART: IO=216

• UART: IO=208

• TMS: MODE=MSX, IO=152, SCREEN=80X24, KEYBOARD=NONE

• MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

AY38910: MODE=MSX, IO=160, CLOCK=1789772 HZ

2.8 Mark IV Z180 SBC

2.8.1 Mark IV Z180 SBC

ROM Image File: MK4_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 38400 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

DSRTC: MODE=STD, IO=138

ASCI: IO=64, INTERRUPTS ENABLED
 ASCI: IO=65, INTERRUPTS ENABLED

• UART: IO=24

• UART: IO=128

UART: IO=192

• UART: IO=200

UART: IO=208

UART: IO=216

VGA: IO=224, KBD MODE=PS/2, KBD IO=224

CVDU: MODE=ECB, IO=224, KBD MODE=PS/2, KBD IO=226

KBD: ENABLED

• PRP: IO=168

· PRPCON: ENABLED

PRPSD: ENABLED

• MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=DIDE, IO=42, DRIVE 0, TYPE=3.5" HD

• FD: MODE=DIDE, IO=42, DRIVE 1, TYPE=3.5" HD

IDE: MODE=MK4, IO=128, MASTER

IDE: MODE=MK4, IO=128, SLAVE

SD: MODE=MK4, IO=137, UNITS=1

Notes:

2.9 NABU

2.9.1 NABU w/ RomWBW Option Board

ROM Image File: NABU_std.rom

Default CPU Speed	3.580 MHz
Interrupts	Mode 2
System Timer	TMS
Serial Default	115200 Baud
Memory Manager	Z2
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

NABU: IO=64INTRTC: ENABLEDUART: IO=72

- UAKT. 10-72

 TMS: MODE=NABU, IO=160, SCREEN=80X24, KEYBOARD=NABU, INTERRUPTS EN-ABLED

NABUKB: IO=144MD: TYPE=RAMMD: TYPE=ROM

PPIDE: IO=96, MASTERPPIDE: IO=96, SLAVE

AY38910: MODE=NABU, IO=65, CLOCK=1789772 HZ

Notes:

• TMS video assumes F18A replacement for TMS9918

2.10 Nhyodyne

2.10.1 Nhyodyne Z80 MBC

ROM Image File: MBC_std.rom

Default CPU Speed 8.000 MHz
Interrupts None
System Timer None
Serial Default 38400 Baud
Memory Manager MBC
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

PKD: IO=96, SIZE=8X1

DSRTC: MODE=STD, IO=112

UART: IO=104UART: IO=128UART: IO=136

• SIO MODE=ZP, IO=176, CHANNEL A

SIO MODE=ZP, IO=176, CHANNEL B

PIO: IO=184, CHANNEL A

• PIO: IO=184, CHANNEL B

PIO: IO=188, CHANNEL A

• PIO: IO=188, CHANNEL B

LPT: MODE=SPP, IO=232

CVDU: MODE=MBC, IO=224, KBD MODE=PS/2, KBD IO=226

• TMS: MODE=MBC, IO=152, SCREEN=80X24, KEYBOARD=KBD

KBD: ENABLED

• ESP: IO=156

ESPCON: ENABLED

ESPSER: DEVICE=0

• ESPSER: DEVICE=1

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=MBC, IO=48, DRIVE 0, TYPE=3.5" HD

FD: MODE=MBC, IO=48, DRIVE 1, TYPE=3.5" HD

• PPIDE: IO=96, MASTER

• PPIDE: IO=96, SLAVE

• SPK: IO=112

Notes:

2.11 RetroBrew Z80

2.11.1 RetroBrew Z80 SBC

ROM Image File: SBC_std.rom

Default CPU Speed 8.000 MHz
Interrupts None
System Timer None
Serial Default 38400 Baud
Memory Manager SBC
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

DSRTC: MODE=STD, IO=112

UART: MODE=SBC, IO=104

UART: MODE=CAS, IO=128

UART: MODE=MFP, IO=104

UART: MODE=4UART, IO=192

UART: MODE=4UART, IO=200

• UART: MODE=4UART, IO=208

UART: MODE=4UART, IO=216

VGA: IO=224, KBD MODE=PS/2, KBD IO=224

CVDU: MODE=ECB, IO=224, KBD MODE=PS/2, KBD IO=226

· CVDU occupies 905 bytes.

KBD: ENABLED

• PRP: IO=168

PRPCON: ENABLED

· PRPSD: ENABLED

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=DIO, IO=54, DRIVE 0, TYPE=3.5" HD

• FD: MODE=DIO, IO=54, DRIVE 1, TYPE=3.5" HD

PPIDE: IO=96, MASTER

PPIDE: IO=96, SLAVE

Notes:

2.11.2 RetroBrew Z80 SimH

ROM Image File: SBC_simh.rom

Default CPU Speed	8.000 MHz
Interrupts	Mode 1
System Timer	SimH
Serial Default	38400 Baud
Memory Manager	SBC
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

SIMRTC: IO=254SSER: IO=109MD: TYPE=RAMMD: TYPE=ROM

• HDSK: IO=253, DEVICE COUNT=2

- Image for SimH emulator
- CPU speed and Serial configuration not relevant in emulator

2.12 RetroBrew N8

2.12.1 RetroBrew N8 Z180 SBC

ROM Image File: N8_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 38400 Baud
Memory Manager N8
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• DSRTC: MODE=STD, IO=136

ASCI: IO=64, INTERRUPTS ENABLED

• ASCI: IO=65, INTERRUPTS ENABLED

TMS: MODE=N8, IO=152, SCREEN=40X24, KEYBOARD=PPK

PPK: ENABLED

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=N8, IO=140, DRIVE 0, TYPE=3.5" HD

• FD: MODE=N8, IO=140, DRIVE 1, TYPE=3.5" HD

SD: MODE=CSIO, IO=136, UNITS=1

AY38910: MODE=N8, IO=156, CLOCK=1789772 HZ

- CPU speed will be dynamically measured at startup if DSRTC is present
- SD Card interface is configured for CSIO (N8 date code >= 2312)

2.13 RCBus Z80

2.13.1 RCBus Z80 CPU Module

ROM Image File: RCZ80_std.rom

Default CPU Speed 7.372 MHz
Interrupts Mode 1
System Timer None
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

• UART: IO=128

• UART: IO=136

UART: IO=160

• UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- ACIA: IO=128, INTERRUPTS ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE

• SD: MODE=PIO, IO=105, UNITS=1

Notes:

2.13.2 RCBus Z80 CPU Module (KIO)

ROM Image File: RCZ80_kio_std.rom

Default CPU Speed 7.372 MHz
Interrupts Mode 2
System Timer CTC
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

INTRTC: ENABLED

• UART: IO=128

• UART: IO=136

• UART: IO=160

UART: IO=168

- SIO MODE=STD, IO=136, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=STD, IO=136, CHANNEL B, INTERRUPTS ENABLED
- CH: IO=62
- CH: IO=60
- · CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE
- SD: MODE=PIO, IO=105, UNITS=1
- KIO: IO=128
- CTC: IO=132, TIMER MODE=TIMER/16, DIVISOR=9216, HI=256, LO=36, INTERRUPTS ENABLED

- CPU speed will be dynamically measured at startup if DSRTC is present
- SIO Serial baud rate managed by CTC

2.13.3 Z80-512K CPU/RAM/ROM Module

ROM Image File: RCZ80_skz_std.rom

Default CPU Speed 7.372 MHz
Interrupts Mode 1
System Timer None
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0
LCD: IO=218, SIZE=20X4
DSRTC: MODE=STD, IO=192

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- ACIA: IO=128, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

CHUSB: IO=62CHUSB: IO=60

• MD: TYPE=RAM

MD: TYPE=ROM

FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

SD: MODE=PIO, IO=105, UNITS=1

Notes:

2.13.4 Z80 ZRC CPU Module

ROM Image File: RCZ80_zrc_std.rom

Default CPU Speed 14.745 MHz
Interrupts Mode 1
System Timer None
Serial Default 115200 Baud
Memory Manager ZRC
ROM Size 512 KB
RAM Size 1536 KB

Supported Hardware

FP: LEDIO=0, SWIO=0
LCD: IO=218, SIZE=20X4
DSRTC: MODE=STD, IO=192

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- ACIA: IO=128, INTERRUPTS ENABLED
- VRC: IO=0, KBD MODE=VRC, KBD IO=244
- KBD: ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE

• SD: MODE=PIO, IO=105, UNITS=1

- ZRC is actually contains no ROM and 2MB of RAM. The first 512KB of RAM is loaded from disk and then handled like ROM.
- CPU speed will be dynamically measured at startup if DSRTC is present

2.13.5 Z80 ZRC CPU Module (RAM)

ROM Image File: RCZ80_zrc_ram_std.rom

Default CPU Speed 14.745 MHz
Interrupts Mode 1
System Timer None
Serial Default 115200 Baud
Memory Manager ZRC
ROM Size 0 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0
LCD: IO=218, SIZE=20X4
DSRTC: MODE=STD, IO=192

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- ACIA: IO=128, INTERRUPTS ENABLED
- VRC: IO=0, KBD MODE=VRC, KBD IO=244
- KBD: ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE
- SD: MODE=PIO, IO=105, UNITS=1

- ROMless boot HBIOS is loaded from disk at boot
- CPU speed will be dynamically measured at startup if DSRTC is present

2.13.6 Z80 ZRC512 CPU Module

ROM Image File: RCZ80_zrc512_std.rom

Default CPU Speed 22.000 MHz
Interrupts Mode 1
System Timer None
Serial Default 115200 Baud
Memory Manager ZRC
ROM Size 0 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0
LCD: IO=218, SIZE=20X4
DSRTC: MODE=STD, IO=192

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- ACIA: IO=128, INTERRUPTS ENABLED
- VRC: IO=0, KBD MODE=VRC, KBD IO=244
- KBD: ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE
- SD: MODE=PIO, IO=105, UNITS=1

- ROMless boot HBIOS is loaded from disk at boot
- CPU speed will be dynamically measured at startup if DSRTC is present

2.13.7 Z80 EaZy80-512 CPU Module

ROM Image File: RCZ80_ez512_std.rom

Default CPU Speed 22.000 MHz
Interrupts Mode 2
System Timer None
Serial Default 115200 Baud
Memory Manager EZ512
ROM Size 0 KB
RAM Size 512 KB

Supported Hardware

• DSRTC: MODE=STD, IO=192

• SIO MODE=STD, IO=8, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=STD, IO=8, CHANNEL B, INTERRUPTS ENABLED

• MD: TYPE=RAM

MD occupies 409 bytes.

• SD: MODE=EZ512, IO=2, UNITS=1

KIO: IO=0CTC: IO=4

- · HBIOS is loaded from disk at boot by ROM monitor
- CPU speed will be dynamically measured at startup if DSRTC is present

2.13.8 Z80 K80W CPU Module

ROM Image File: RCZ80_k80w_std.rom

Default CPU Speed 22.000 MHz
Interrupts Mode 2
System Timer None
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

• LCD: IO=218, SIZE=20X4

• DSRTC: MODE=K80W, IO=192

• UART: IO=128

UART: IO=136

• UART: IO=160

• UART: IO=168

- SIO MODE=STD, IO=136, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=STD, IO=136, CHANNEL B, INTERRUPTS ENABLED
- VRC: IO=0, KBD MODE=VRC, KBD IO=244
- KBD: ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE
- SD: MODE=EZ512, IO=130, UNITS=1
- KIO: IO=128
- CTC: IO=132

• CPU speed will be dynamically measured at startup if DSRTC is present

2.14 RCBus Z180

2.14.1 RCBus Z180 CPU Module (External)

ROM Image File: RCZ180_ext_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

• DSRTC: MODE=STD, IO=12

INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED

• ASCI: IO=193, INTERRUPTS ENABLED

UART: IO=128

• UART: IO=136

• UART: IO=160

UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER

- PPIDE: IO=32, SLAVE
- SD: MODE=PIO, IO=105, UNITS=1

- For use with Z2 bank switched memory board (Z2 external memory management)
- CPU speed will be dynamically measured at startup if DSRTC is present

2.14.2 RCBus Z180 CPU Module (Native)

ROM Image File: RCZ180_nat_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

• DSRTC: MODE=STD, IO=12

INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
 ASCI: IO=192, INTERRUPTS ENABLED

• ASCI: IO=193, INTERRUPTS ENABLED

• UART: IO=128

• UART: IO=136

UART: IO=160

• UART: IO=168

SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

· SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

· CHUSB: IO=62

CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

SD: MODE=PIO, IO=105, UNITS=1

- For use with linear memory board (Z180 native memory management)
- CPU speed will be dynamically measured at startup if DSRTC is present

2.14.3 Z180 Z1RCC CPU Module

ROM Image File: RCZ180_z1rcc_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 0 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

• DSRTC: MODE=STD, IO=12

· INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED

• ASCI: IO=193, INTERRUPTS ENABLED

• UART: IO=128

• UART: IO=136

UART: IO=160

• UART: IO=168

• SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

· CHUSB: IO=62

CHUSB: IO=60

MD: TYPE=RAM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

SD: MODE=PIO, IO=105, UNITS=1

- ROMless boot HBIOS is loaded from disk at boot
- CPU speed will be dynamically measured at startup if DSRTC is present

2.15 RCBus Z280

2.15.1 RCBus Z280 CPU Module (External)

ROM Image File: RCZ280_ext_std.rom

Default CPU Speed 12.000 MHz
Interrupts Mode 1
System Timer None
Serial Default 115200 Baud
Memory Manager Z2
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0

• LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

INTRTC: ENABLED

• Z2U: IO=16

UART: IO=128

• UART: IO=136

• UART: IO=160

• UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- ACIA: IO=128, INTERRUPTS ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE

PPIDE: IO=32, MASTERPPIDE: IO=32, SLAVE

• SD: MODE=PIO, IO=105, UNITS=1

Notes:

• For use with Z2 bank switched memory board (Z2 external memory management)

2.15.2 RCBus Z280 CPU Module (Native)

ROM Image File: RCZ280_nat_std.rom

Default CPU Speed 12.000 MHz
Interrupts Mode 3
System Timer Z280
Serial Default 115200 Baud
Memory Manager Z280
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=0, SWIO=0

LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

INTRTC: ENABLED

• Z2U: IO=16, INTERRUPTS ENABLED

• UART: IO=128

• UART: IO=136

UART: IO=160

• UART: IO=168

• SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

· SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

· CHUSB: IO=62

CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

SD: MODE=PIO, IO=105, UNITS=1

• For use with linear memory board (Z280 native memory management)

2.15.3 Z280 ZZRCC CPU Module

ROM Image File: RCZ280_zzrcc_std.rom

Default CPU Speed 14.745 MHz
Interrupts Mode 3
System Timer Z280
Serial Default 115200 Baud
Memory Manager Z280
ROM Size 256 KB
RAM Size 256 KB

Supported Hardware

FP: LEDIO=0, SWIO=0LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

INTRTC: ENABLED

• Z2U: IO=16, INTERRUPTS ENABLED

UART: IO=128UART: IO=136UART: IO=160

• UART: IO=168

SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

VRC: IO=0, KBD MODE=VRC, KBD IO=244

KBD: ENABLED

• CH: IO=62

CH: IO=60

CHUSB: IO=62CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

- ZZRCC actually contains no ROM and 512KB of RAM. The first 256KB of RAM is loaded from disk and then handled like ROM.
- CPU speed will be dynamically measured at startup if DSRTC is present

2.15.4 Z280 ZZRCC CPU Module (RAM)

ROM Image File: RCZ280_zzrcc_ram_std.rom

Default CPU Speed 14.745 MHz
Interrupts Mode 3
System Timer Z280
Serial Default 115200 Baud
Memory Manager Z280
ROM Size 0 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

LCD: IO=218, SIZE=20X4

• DSRTC: MODE=STD, IO=192

INTRTC: ENABLED

• Z2U: IO=16, INTERRUPTS ENABLED

UART: IO=128

• UART: IO=136

UART: IO=160

• UART: IO=168

• SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

VRC: IO=0, KBD MODE=VRC, KBD IO=244

KBD: ENABLED

• CH: IO=62

CH: IO=60

• CHUSB: IO=62

• CHUSB: IO=60

MD: TYPE=RAM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

- ROMless boot HBIOS is loaded from disk at boot
- CPU speed will be dynamically measured at startup if DSRTC is present

2.15.5 Z280 ZZ80MB SBC

ROM Image File: RCZ280_zz80mb_std.rom

Default CPU Speed 12.000 MHz
Interrupts Mode 3
System Timer Z280
Serial Default 115200 Baud
Memory Manager Z280
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

LCD: IO=218, SIZE=20X4DSRTC: MODE=STD, IO=192

INTRTC: ENABLED

• Z2U: IO=16, INTERRUPTS ENABLED

UART: IO=128UART: IO=136

• UART: IO=160

• UART: IO=168

• SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

VRC: IO=0, KBD MODE=VRC, KBD IO=244

KBD: ENABLED

• CH: IO=62

CH: IO=60

• CHUSB: IO=62

• CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

Notes:

• CPU speed will be dynamically measured at startup if DSRTC is present

2.16 RCBus eZ80

2.16.1 RCBus eZ80 CPU Module

ROM Image File: RCEZ80_std.rom

Default CPU Speed	20.000 MHz
Interrupts	Mode 1
System Timer	EZ80
Serial Default	115200 Baud
Memory Manager	Z2
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

• LCD: IO=218, SIZE=20X4

• CH: IO=62

• CH: IO=60

• CHUSB: IO=62

· CHUSB: IO=60

• MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

• EZ80: CPU DRIVER

• EZ80: SYS TIMER DRIVER

• EZ80: RTC DRIVER

• EZ80: UART DRIVER

2.17 Rhyophyre

2.17.1 Rhyophyre Z180 SBC

ROM Image File: RPH_std.rom

Default CPU Speed	18.432 MHz
Interrupts	None
System Timer	None
Serial Default	38400 Baud
Memory Manager	RPH
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• DSRTC: MODE=STD, IO=132

ASCI: IO=64ASCI: IO=65

• GDC: MODE=RPH, DISPLAY=EGA, IO=144

KBD: ENABLED MD: TYPE=RAM MD: TYPE=ROM

· IVID. ITPE-ROIVI

PPIDE: IO=136, MASTERPPIDE: IO=136, SLAVE

Notes:

• CPU speed will be dynamically measured at startup if DSRTC is present

2.18 S100

2.18.1 S100 Computers Z180

ROM Image File: S100_std.rom

Default CPU Speed	18.432 MHz
Interrupts	Mode 2
System Timer	Z180
Serial Default	57600 Baud
Memory Manager	Z180
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
ASCI: IO=193, INTERRUPTS ENABLED

SCON: IO=0MD: TYPE=RAMMD: TYPE=ROM

• SD: MODE=SC, IO=12, UNITS=1

Notes:

• Z180 SBC SW2 (IOBYTE) Dip Switches:

Bit	Setting	Function
0	Off On	Use Z180 ASCI Channel A for console Use Propeller Console
1	Off On	Boot to RomWBW Boot Loader Boot to S100 Monitor

2.19 Small Computer Central Z180

2.19.1 SC126 Z180 SBC

ROM Image File: SCZ180_sc126_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=13, SWIO=0

• DSRTC: MODE=STD, IO=12

ASCI: IO=192, INTERRUPTS ENABLED
 ASCI: IO=193, INTERRUPTS ENABLED

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- · SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- CH: IO=62
- CH: IO=60
- CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE

SD: MODE=SC, IO=12, UNITS=1

- CPU speed will be dynamically measured at startup if DSRTC is present
- When disabled, watchdog requires /IM to be pulsed. If an RCBus module holds the CPU in WAIT for more than this, the watchdog will fire when disabled with random consequences. The Pico SD does this at power-on.

2.19.2 SC130 Z180 SBC

ROM Image File: SCZ180_sc130_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0, SWIO=0

• DSRTC: MODE=STD, IO=12

· INTRTC: ENABLED

• ASCI: IO=192, INTERRUPTS ENABLED

• ASCI: IO=193, INTERRUPTS ENABLED

• UART: IO=128

• UART: IO=136

UART: IO=160

• UART: IO=168

- SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED
- CH: IO=62
- CH: IO=60
- · CHUSB: IO=62
- CHUSB: IO=60
- MD: TYPE=RAM
- MD: TYPE=ROM
- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD
- FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD
- IDE: MODE=RC, IO=16, MASTER
- IDE: MODE=RC, IO=16, SLAVE
- PPIDE: IO=32, MASTER
- PPIDE: IO=32, SLAVE
- SD: MODE=SC, IO=12, UNITS=1

• CPU speed will be dynamically measured at startup if DSRTC is present

2.19.3 SC131 Z180 Pocket Comp

ROM Image File: SCZ180_sc131_std.rom

Default CPU Speed	18.432 MHz
Interrupts	Mode 2
System Timer	Z180
Serial Default	115200 Baud
Memory Manager	Z180
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
ASCI: IO=193, INTERRUPTS ENABLED

MD: TYPE=RAMMD: TYPE=ROM

• SD: MODE=SC, IO=12, UNITS=1

2.19.4 SC140 Z180 CPU Module

ROM Image File: SCZ180_sc140_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=160, SWIO=160DSRTC: MODE=STD, IO=12

· INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
 ASCI: IO=193, INTERRUPTS ENABLED

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

• SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

CH: IO=62CH: IO=60

• CHUSB: IO=62

• CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=144, MASTER

IDE: MODE=RC, IO=144, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

SD: MODE=SC, IO=12, UNITS=1

• CPU speed will be dynamically measured at startup if DSRTC is present

2.19.5 SC503 Z180 CPU Module

ROM Image File: SCZ180_sc503_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

FP: LEDIO=160, SWIO=160DSRTC: MODE=STD, IO=12

· INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
 ASCI: IO=193, INTERRUPTS ENABLED

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

• SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

CH: IO=62
CH: IO=60
CHUSB: IO=62
CHUSB: IO=60
MD: TYPE=RAM

MD: TYPE=ROM

- FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

• IDE: MODE=RC, IO=144, MASTER

IDE: MODE=RC, IO=144, SLAVE

PPIDE: IO=32, MASTERPPIDE: IO=32, SLAVE

SD: MODE=SC, IO=12, UNITS=1

• CPU speed will be dynamically measured at startup if DSRTC is present

2.19.6 SC700 Z180 CPU Module

ROM Image File: SCZ180_sc700_std.rom

Default CPU Speed 18.432 MHz
Interrupts Mode 2
System Timer Z180
Serial Default 115200 Baud
Memory Manager Z180
ROM Size 512 KB
RAM Size 512 KB

Supported Hardware

• FP: LEDIO=0

LCD: IO=170, SIZE=20X4DSRTC: MODE=STD, IO=12

· INTRTC: ENABLED

ASCI: IO=192, INTERRUPTS ENABLED
ASCI: IO=193, INTERRUPTS ENABLED

UART: IO=128UART: IO=136UART: IO=160UART: IO=168

SIO MODE=RC, IO=128, CHANNEL A, INTERRUPTS ENABLED

• SIO MODE=RC, IO=128, CHANNEL B, INTERRUPTS ENABLED

• SIO MODE=RC, IO=132, CHANNEL A, INTERRUPTS ENABLED

SIO MODE=RC, IO=132, CHANNEL B, INTERRUPTS ENABLED

• CH: IO=62

• CH: IO=60

• CHUSB: IO=62

• CHUSB: IO=60

MD: TYPE=RAM

MD: TYPE=ROM

• FD: MODE=RCWDC, IO=80, DRIVE 0, TYPE=3.5" HD

• FD: MODE=RCWDC, IO=80, DRIVE 1, TYPE=3.5" HD

IDE: MODE=RC, IO=16, MASTER

• IDE: MODE=RC, IO=16, SLAVE

• PPIDE: IO=32, MASTER

• PPIDE: IO=32, SLAVE

• SD: MODE=SC, IO=12, UNITS=1

Notes:

• CPU speed will be dynamically measured at startup if DSRTC is present

'{=latex}

2.20 Z80-Retro

2.20.1 Z80-Retro SBC

ROM Image File: Z80RETRO_std.rom

Default CPU Speed	14.745 MHz
Interrupts	Mode 2
System Timer	None
Serial Default	38400 Baud
Memory Manager	Z2
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

- SIO MODE=Z80R, IO=128, CHANNEL A, INTERRUPTS ENABLED
- SIO MODE=Z80R, IO=128, CHANNEL B, INTERRUPTS ENABLED
- MD: TYPE=RAM
- MD: TYPE=ROM
- SD: MODE=Z80R, IO=104, UNITS=1

2.21 Zeta

2.21.1 Zeta Z80 SBC

ROM Image File: ZETA_std.rom

Default CPU Speed	8.000 MHz
Interrupts	None
System Timer	None
Serial Default	38400 Baud
Memory Manager	SBC
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• DSRTC: MODE=STD, IO=112

UART: IO=104PPP: IO=96

PPPCON: ENABLEDPPPSD: ENABLEDMD: TYPE=RAMMD: TYPE=ROM

• FD: MODE=DIO, IO=54, DRIVE 0, TYPE=3.5" HD

- · CPU speed will be dynamically measured at startup if DSRTC is present
- If ParPortProp is installed, initial console output is determined by JP1:
 - Shorted: console to on-board serial port
 - Open: console to ParPortProp video and keyboard

2.22 Zeta V2

2.22.1 Zeta V2 Z80 SBC

ROM Image File: ZETA2_std.rom

Default CPU Speed	8.000 MHz
Interrupts	Mode 2
System Timer	CTC
Serial Default	38400 Baud
Memory Manager	Z2
ROM Size	512 KB
RAM Size	512 KB

Supported Hardware

• DSRTC: MODE=STD, IO=112

UART: IO=104PPP: IO=96

PPPCON: ENABLEDPPPSD: ENABLEDMD: TYPE=RAMMD: TYPE=ROM

• FD: MODE=ZETA2, IO=48, DRIVE 0, TYPE=3.5" HD

 CTC: IO=32, TIMER MODE=COUNTER, DIVISOR=18432, HI=256, LO=72, INTERRUPTS ENABLED

- · CPU speed will be dynamically measured at startup if DSRTC is present
- If ParPortProp is installed, initial console output is determined by JP1:
 - Shorted: console to on-board serial port
 - Open: console to ParPortProp video and keyboard

Chapter 3

Device Drivers

This section briefly describes each of the possible devices that may be discovered by RomWBW in your system.

3.1 Character

ID	Description
ACIA	MC68B50 Asynchronous Communications Interface Adapter
ASCI	Zilog Z180 CPU Built-in Serial Ports
DUART	SCC2681 or compatible Dual UART
ESPCON	ESP32 Firmware-based Video Console
ESPSER	ESP32 Firmware-based Serial Interface
EZ80UART	eZ80 Serial Interface
LPT	Parallel I/O Controller
PIO	Zilog Parallel Interface Controller
PPPCON	ParPortProp Serial Console Interface
PRPCON	PropIO Serial Console Interface
SCON	S100 Console
SIO	Zilog Serial Port Interface
SSER	Simple Serial Interface
UART	16C550 Family Serial Interface
USB-FIFO	FT232H-based ECB USB FIFO
Z2U	Zilog Z280 CPU Built-in Serial Ports

By default, RomWBW will use the first available character device it discovers for the initial

console. The following character devices are scanned in the order shown. The available character devices depend on the active platform and configuration.

- 1. SSER: Simple Serial Interface
- 2. ASCI: Zilog Z180 CPU Built-in Serial Ports
- 3. Z2U: Zilog Z280 CPU Built-in Serial Ports
- 4. UART: 16C550 Family Serial Interface
- 5. DUART: SCC2681 or compatible Dual UART
- 6. SIO: Zilog Serial Port Interface
- 7. EZ80UART: eZ80 Serial Port Interface
- 8. ACIA: MC68B50 Asynchronous Communications Interface Adapter
- 9. USB-FIFO: FT232H-based ECB USB FIFO

3.2 Disk

ID	Description
CHSD	CH37x SD Card Interface
CHUSB	CH37x USB Drive Interface
FD	8272 or compatible Floppy Disk Controller
HDSK	SIMH Simulator Hard Disk
IDE	IDE/ATA/ATAPI Hard Disk Interface
IMM	Zip Drive on PPI (IMM variant)
MD	ROM/RAM Disk
PPA	Zip Drive on PPI (PPA variant)
PPIDE	8255 IDE/ATA/ATAPI Hard Disk Interface
PPPSD	ParPortProp SD Card Interface
PRPSD	PropIO SD Card Interface
RF	RAM Floppy Disk Interface
SD	SD Card Interface
SYQ	Iomega SparQ Drive on PPI

3.3 Video

ID	Description
CVDU	MC8563-based Video Display Controller
EF	EF9345 Video Display Controller
FV	S100 FPGA Z80 Onboard VGA/Keyboard

ID	Description
GDC	uPD7220 Video Display Controller
TMS	TMS9918/38/58 Video Display Controller
VDU	MC6845 Family Video Display Controller
VGA	HD6445CP4-based Video Display Controller
VRC	VGARC Video Display Controller

3.4 Keyboard

ID	Description
KBD	8242 PS/2 Keyboard Controller
MSXKYB	MSX Compliant Matrix Keyboard
NABUKB	NABU Keyboard
PPK	Matrix Keyboard

3.5 Audio

ID	Description
AY	AY-3-8910/YM2149 Programmable Sound Generator
SN76489	SN76489 Programmable Sound Generator
SPK	Bit-bang Speaker
YM	YM2612 Programmable Sound Generator

3.6 RTC (RealTime Clock)

ID	Description
BQRTC	BQ4845P Real Time Clock
DS5RTC	Maxim DS1305 SPI Real-Time Clock w/ NVRAM
DS7RTC	Maxim DS1307 PCF I2C Real-Time Clock w/ NVRAM
DS1501RTC	Maxim DS1501/DS1511 Watchdog Real-Time Clock
DSRTC	Maxim DS1302 Real-Time Clock w/ NVRAM
EZ80RTC	eZ80 Real-Time Clock
INTRTC	Interrupt-based Real Time Clock

ID	Description
PCF	PCF8584-based I2C Real-Time Clock
RP5C01	Ricoh RPC01A Real-Time Clock w/ NVRAM
SIMRTC	SIMH Simulator Real-Time Clock

3.7 DsKy (DiSplay KeYpad)

ID	Description
FP	Simple LED & Switch Front Panel
GM7303	Prolog 7303 derived Display/Keypad
H8P	Heath H8 Display/Keypad
ICM	ICM7218-based Display/Keypad on PPI
LCD	Hitachi HD44780-based LCD Display
PKD	P8279-based Display/Keypad on PPI

3.8 System

ID	Description
СН	CH375/376 USB Interface Controller
CTC	Zilog Clock/Timer
DMA	Zilog DMA Controller
ESP	ESP32 Firmware-based interface
EZ80TIMER	eZ80 System Timer
KIO	Zilog Serial/ Parallel Counter/Timer
PPP	ParPortProp Host Interface Controller
PRP	PropIO Host Interface Controller

Chapter 4

UNA Hardware BIOS

John Coffman has produced a new generation of hardware BIOS called UNA. The standard RomWBW distribution includes its own hardware BIOS. However, RomWBW can alternatively be constructed with UNA as the hardware BIOS portion of the ROM. If you wish to use the UNA variant of RomWBW, then just program your ROM with the ROM image called "UNA_std.rom" in the Binary directory. This one image is suitable on **all** of the platforms and hardware UNA supports.

UNA is customized dynamically using a ROM based setup routine and the setup is persisted in the system NVRAM of the RTC chip. This means that the single UNA-based ROM image can be used on most of the RetroBrew platforms and is easily customized. UNA also supports FAT file system access that can be used for in-situ ROM programming and loading system images.

While John is likely to enhance UNA over time, there are currently a few things that UNA does not support:

- Floppy Drives
- · Terminal Emulation
- Zeta 1, N8, RCBus, Easy Z80, and Dyno Systems
- Some older support boards

The UNA version embedded in RomWBW is the latest production release of UNA. RomWBW will be updated with John's upcoming UNA release with support for VGA3 as soon as it reaches production status.

Please refer to the UNA BIOS Firmware Page for more information on UNA.

4.1 UNA Usage Notes

· At startup, UNA will display a prompt similar to this:

```
Boot UNA unit number or ROM? [R,X,0..3] (R):
```

You generally want to choose 'R' which will then launch the RomWBW loader. Attempting to boot from a disk using a number at the UNA prompt will only work for the legacy (hd512) disk format. However, if you go to the RomWBW loader, you will be able to perform a disk boot on either disk format.

- The disk images created and distributed with RomWBW do not have the correct system
 track code for UNA. In order to boot to disk under UNA, you must first use SYSCOPY to
 update the system track of the target disk. The UNA ROM disk has the correct system
 track files for UNA: CPM. SYS and ZSYS. SyS. So, you can boot a ROM OS and then use
 one of these files to update the system track.
- The only operating systems supported at this time are CP/M 2 and ZSDOS. NZ-COM
 is also supported because it uses the ZSDOS CBIOS. None of the other RomWBW
 operating systems are supported such as CP/M 3, ZPM3, and p-System.
- · Some of the RomWBW-specific applications are not UNA compatible.

Chapter 5

Errata

The following errata apply to RomWBW Version 3.5:

- The use of high density floppy disks requires a CPU speed of 8 MHz or greater.
- The PropIO support is based on RomWBW specific firmware. Be sure to program/update your PropIO firmware with the corresponding firmware image provided in the Binary directory of the RomWBW distribution.
- Reading bytes from the video memory of the VDU board (not Color VDU) appears to be problematic. This is only an issue when the driver needs to scroll a portion of the screen which is done by applications such as WordStar or ZDE. You are likely to see screen corruption in this case.
- The RomWBW TUNE application will detect an AY-3-8910/YM2149 Sound Module regardless of whether support for it is included in the RomWBW HBIOS configuration.