

Assignment 5

Part-2 CPU

Due date: December 15, 2017

Group No: 5

Students:

Lalit Bhat: 01671833

Priya Parikh: 01679645

Objectives:

The objective of this LAB is to get hands on experience in learning to code in VHDL and to build a 4-bit CPU and test several instruction sets on the Cyclone VI FPGA kit.

List of components:

➤ Hardware used:

Altera FPGA Cyclone IV board
Power adapter
Power supply

➤ Software used:
Quartus Prime

Experimental Approach:

1. We first studied how to create a project in Quartus Prime.
2. After getting familiar with programming in VHDL we created individual projects of each components in the CPU.
3. We tested each of the individual projects on the cyclone IV kit
4. After designing the individual codes, we described the top level entity for the CPU.
5. We assigned the signals and described the port maps.
6. After building the final code we ran several simulations to find any bugs.
7. All 16 opcodes were tested and minor changes were made to the code to get the desired function.

VHDL Code:

1. Top Level Entity.

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY cpu IS
5
6  PORT (
7      SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0); --
8      LEDR : OUT STD_LOGIC_VECTOR(17 DOWNTO 0); --
9      LEDG : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); --
10     HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6); --
11     HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6); --
12     HEX2 : OUT STD_LOGIC_VECTOR(0 TO 6); --
13     HEX3 : OUT STD_LOGIC_VECTOR(0 TO 6); --
14     HEX4 : OUT STD_LOGIC_VECTOR(0 TO 6); --
15     HEX5 : OUT STD_LOGIC_VECTOR(0 TO 6); --
16     HEX6 : OUT STD_LOGIC_VECTOR(0 TO 6); --
17     HEX7 : OUT STD_LOGIC_VECTOR(0 TO 6); --
18     CLOCK_50 : IN STD_LOGIC; --
19     KEY : IN STD_LOGIC_VECTOR(3 DOWNTO 0)); --
20
21 END cpu;
22
23
24 ARCHITECTURE Behavior OF cpu IS
25
26     COMPONENT sevsegdecoder
27
28     port (input0: in std_logic_vector(3 downto 0); -- Here we describe the components of seven segment decoder.
29          display: out std_logic_vector(0 to 6)); --
30
31     END COMPONENT;
32
33     COMPONENT mux is
34
35     Port (datain0 : in STD_LOGIC_VECTOR (3 downto 0); --
36          datain1 : in STD_LOGIC_VECTOR (3 downto 0); --
37          sel : in STD_LOGIC; --
38          opt : out STD_LOGIC_VECTOR (3 downto 0)); -- Here we describe the components of MUX.
39
40     END COMPONENT;
41
42     COMPONENT acc is
43
44     port (D : in std_logic_vector(3 downto 0); --
45          clk, rst : in std_logic; -- Here we describe the components of accumulator.
46          Q : out std_logic_vector(3 downto 0)); --
47
48     END COMPONENT acc;
```

2. Components

```
51 COMPONENT insrg is
52
53 port (D : in std_logic_vector(6 downto 0); --|
54       clk : in std_logic; --| -->Here we describe the components of instruction register.
55       Q : out std_logic_vector(6 downto 0)); --|
56
57 END COMPONENT insrg;
58
59 COMPONENT pc is
60
61 port (din : in std_logic_vector(3 downto 0); --|
62       accip : in std_logic_vector(3 downto 0); --|
63       JMPZ : in std_logic; --|
64       JIFZ : in std_logic; --| -->>Here we describe the components of program counter.
65       JIFN : in std_logic; --|
66       clk : in std_logic; --|
67       rst : in std_logic; --|
68       dout : out std_logic_vector(3 downto 0)); --|
69
70 END COMPONENT pc;
71
72 COMPONENT alu is
73
74 port( dina : in std_logic_vector(3 downto 0); --|
75       dinb : in std_logic_vector(3 downto 0); --| -->Here we describe the components of alu.
76       sel : in std_logic_vector(4 downto 0); --|
77       dout : out std_logic_vector(3 downto 0)); --|
78
79 END COMPONENT alu;
80
81 COMPONENT RAM is
82
83 port( address: in std_logic_vector(3 downto 0); --|
84       datain : in std_logic_vector(3 downto 0); --| -->Here we describe the components of RAM
85       dataout: out std_logic_vector(3 downto 0); --|
86       we : in std_logic); --|
87
88 END COMPONENT RAM;
89
90 COMPONENT debounce
91
92 GENERIC (bouncetime : INTEGER := 50000); --|
93 PORT (CLK, RST, sw : IN STD_LOGIC; --| -->Here we describe the components used in debounce.
94       outp, invoutp : OUT STD_LOGIC ); --|
95
96 END COMPONENT;
```

3. Defining signals and port maps.

```

100
101 signal write_enable,clk,not_clk : std_logic;
102 signal ram_out,mux_out,acc_out,alu_out,pc_out: std_logic_vector(3 downto 0);
103 signal insreg : std_logic_vector(6 downto 0);
104 signal aluin0,regout0 : std_logic_vector(4 downto 0);
105 signal display : std_logic_vector(7 downto 0);
106
107
108
109 begin
110
111 LEDR <= SW;
112
113 insrg0: insrg port map (Sw(14 downto 8),pc_out(0),insreg);
114 mux0: mux port map (Sw(3 downto 0),ram_out,insreg(6),mux_out);
115 acc0: acc port map (alu_out,pc_out(0),KEY(1),acc_out);
116 alu0: alu port map (acc_out,mux_out,insreg(4 downto 0),alu_out);
117 pc0: pc port map (acc_out,acc_out,Sw(17),Sw(16),Sw(15),clk,KEY(1),pc_out);
118 ram0: RAM port map (Sw(7 downto 4),acc_out,ram_out,insreg(5));
119 debounce0: debounce generic map (bouncetime => 100000) port map (CLOCK_50,KEY(1),KEY(0),clk,not_clk);
120 --default is 50000 (1ms@50MHz)
121 LEDG(0) <= clk;
122 LEDG(1) <= not_clk;
123
124 disp0: sevsegdecoder port map (acc_out,HEX0); --Displaying the accumulator.
125 disp1: sevsegdecoder port map (pc_out,HEX1); --Displaying the program counter.
126 disp2: sevsegdecoder port map (alu_out,HEX2); --Displaying alu output.
127 disp3: sevsegdecoder port map (mux_out,HEX3); --Displaying MUX output.
128 disp4: sevsegdecoder port map (ram_out,HEX4); --Displaying RAM dataout.
129 disp5: sevsegdecoder port map (insreg(3 downto 0),HEX5);
130 disp6: sevsegdecoder port map (Sw(3 downto 0),HEX6);--Displaying DATAin of odd byte.
131 disp7: sevsegdecoder port map (Sw(7 downto 4),HEX7);--Displaying RAM address of odd byte.
132
133 END Behavior;

```

4. Seven segment decoder.

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity sevsegdecoder is
5     port (input0: in std_logic_vector(3 downto 0); --input opcode for seven segment decoder.
6           display: out std_logic_vector(0 to 6)); --output to 7 segment display.
7 end sevsegdecoder;
8
9 architecture behavior of sevsegdecoder is
10 begin
11     with input0 select
12         display <= "0000001" when "0000",--0
13                   "1001111" when "0001",--1
14                   "0010010" when "0010",--2
15                   "0000110" when "0011",--3
16                   "1001100" when "0100",--4
17                   "0100100" when "0101",--5
18                   "0100000" when "0110",--6
19                   "0001111" when "0111",--7
20                   "0000000" when "1000",--8
21                   "0000100" when "1001",--9
22                   "0001000" when "1010",--A
23                   "1100000" when "1011",--b
24                   "0110001" when "1100",--C
25                   "1000010" when "1101",--d
26                   "0110000" when "1110",--E
27                   "0111000" when others;--F
28 end behavior;

```

5. RAM.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.STD_LOGIC_UNSIGNED.all;
4
5 entity RAM is
6
7     port (we : in std_logic; -- READ/WRITE select port
8           address : in std_logic_vector(3 downto 0); --4 bit RAM address from odd byte
9           datain : in std_logic_vector(3 downto 0); --4 bit RAM data from accumulator
10          dataout : out std_logic_vector(3 downto 0)); --4 bit output given to the MUX
11
12 end entity RAM;
13
14 architecture Behavior of RAM is
15
16     type myram is array (15 downto 0) of std_logic_vector(3 downto 0); --array 16 slots of address space
17     signal memory : myram; -- each of 4 bit word length.
18     signal addr : integer range 0 to 15;
19
20     begin
21
22     p0: process(address, datain,we)
23
24         begin
25
26             addr <= conv_integer(address);
27             if (we = '0') then --when we=0 --> we write data to RAM
28                 memory(addr)<=datain; -- data is written from accumulator to specified address.
29             elsif (we = '1') then --when we=1 --> we read data from RAM
30                 dataout<=memory(addr); -- data from specific address to the output read.
31             else
32                 dataout <="0000"; --default condition
33             end if;
34
35         end process p0;
36
37 end architecture Behavior;
```

6. MUX.

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4
5 --This is the code for a 3 bit --> 2:1 MUX
6
7 entity mux is
8
9     Port (
10         datain0 : in STD_LOGIC_VECTOR (3 downto 0); -- 3 bit input a.
11         datain1 : in STD_LOGIC_VECTOR (3 downto 0); -- 3 bit input b .
12         sel : in STD_LOGIC; -- select line.
13         opt : out STD_LOGIC_VECTOR (3 downto 0));-- output.
14
15 end mux;
16
17 architecture behavior of mux is
18
19     begin
20
21         with sel select
22
23             opt <= datain0 when '0', -- with select = 0 --> datain0(data of odd-byte) is the output.
24                 datain1 when others;-- with select = 1 --> datain1(data output of ram) is the output.
25
26     end behavior;
```

7. Accumulator.

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  --This is the code for an Accumulator
5
6  entity acc is
7  |
8  |
9  |   port (D : in std_logic_vector(3 downto 0); --This port gets the output from the alu
10 |         clk, rst : in std_logic;
11 |         Q : out std_logic_vector(3 downto 0)); -- accumulator output
12 |
13 | end entity acc;
14 |
15 |
16 | architecture Behaviour of acc is
17 | |
18 | | begin
19 | |   p0: process (clk,rst) is
20 | |   |
21 | |   |   begin
22 | |   |   |
23 | |   |   |   if (rst = '0') then --This code for accumulator is basically
24 | |   |   |   |   Q <= (others => '0'); --a code for a 4 bit D flip-flop register
25 | |   |   |   |   --it stores the input value and displays it
26 | |   |   |   |   elsif rising_edge(clk) then --on output ports when a clock pulse is given.
27 | |   |   |   |   |   Q <= D; --the reset forces Q to 0 when used.
28 | |   |   |   |
29 | |   |   |   end if;
30 | |   |   end process p0;
31 | | end Behaviour;
```

8. Instruction Register.

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  --This is the code for an Instruction register
5
6  entity insrg is
7  |
8  |
9  |   port (D : in std_logic_vector(6 downto 0); --7 bit instruction register input from the even byte
10 |         clk : in std_logic; -- clock input
11 |         Q : out std_logic_vector(6 downto 0)); --output instruction registers include --> MUX,W',M,S3,S2,S1,S0.
12 |
13 | end entity insrg;
14 |
15 |
16 | architecture Behaviour of insrg is
17 | |
18 | | begin
19 | |   p0: process (clk) is
20 | |   |
21 | |   |   begin
22 | |   |   |   if (clk='1') then --This instruction register gives output only
23 | |   |   |   |   Q <= D; --as long as the user gives the clock pulse
24 | |   |   |   |   --after the clk goes to '0' then the instruction
25 | |   |   |   |   else --register goes to a dont care mode.
26 | |   |   |   |   Q <= D;
27 | |   |   end if;
28 | |   end process p0;
29 | | end Behaviour;
```

9. Program Counter.

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  --This is the code for the program counter
6
7  entity pc is
8
9  port(
10     din  : in  std_logic_vector(3 downto 0); --data input
11     accip : in  std_logic_vector(3 downto 0); --accumulator output is connected to this port
12     JMPZ  : in  std_logic;
13     JIFZ  : in  std_logic;
14     JIFN  : in  std_logic;
15     clk   : in  std_logic; --clock
16     rst   : in  std_logic; --reset
17     dout  : out unsigned;  --output of count
18
19  end pc;
20
21  architecture behavior of pc is
22  begin
23
24     clk_proc:process(clk,rst)
25
26     variable COUNT:unsigned(3 downto 0) := "0000"; --declared a temporary variable and initiated it to 0.
27
28     begin
29
30         if rst = '0' then --asynchronous reset (active low).
31             COUNT := "0000";
32
33         elsif rising_edge(clk) then
34
35             if (JMPZ = '1') then --logic for JMPZ operation.
36                 COUNT := "0000";
37
38             elsif (accip = "0000" and JIFZ = '1') then --logic for JIFZ operation.
39                 COUNT := "0000";
40
41             elsif (accip = "1111" and JIFN = '1') then --logic for JIFN operation.
42                 COUNT := "0000";
43
44             else
45                 COUNT := COUNT + 1; -- logic for the counter to count up at every clock.
46
47             end if;
48
49         end if;
50
51         dout <= COUNT after 50 ns; -- The output of the counter is updated here.
52
53     end process clk_proc;
54
55  end behavior;
```



10. ALU

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  --This is the code for the ALU.
7
8  entity alu is
9
10     port(
11         dina : in std_logic_vector(3 downto 0); -- Output from the accumulator will be sent to this input port.
12         dinb : in std_logic_vector(3 downto 0); -- Output from the mux will be sent to this input port.
13         sel  : in std_logic_vector(4 downto 0); -- The input for this port comes from the insreg(instruction register).
14         -- sel contains the opcodes for selecting and performing one of the operations
15         -- described in the architecture of this code
16         dout : out std_logic_vector(3 downto 0)); -- this output is sent the input of the accumulator.
17     end alu;
18
19     architecture behavior of alu is
20     begin
21         with sel select
22             dout <= dina          when "1111", --NOP
23                     (not dina)    when "1000", --INV
24                     (dina + dina) when "01100", --SHIFT
25                     dinb          when "11010", --LDI --LOAD -- STORE
26                     (dina + dinb) when "01001", --ADD --ADDI
27                     (dina - dinb - 1) when "00110", --SUB --SUBI
28                     (dina and dinb) when "11011", --AND --ANDI
29                     (dina or dinb)  when "11110", --OR  --ORI
30                     "0000"         when others;
```

11. De-bounce.

```
1  module debounce(  
2      CLK,  
3      RST,  
4      sw,  
5      outp,  
6      invoutp);  
7  
8      parameter bouncetime = 50000;  
9      parameter clkwidth = $clog2(bouncetime);  
10  
11     input CLK;  
12     input RST;  
13  
14     input sw;  
15     output reg outp;  
16     output reg invoutp;  
17  
18     reg [(clkwidth-1):0] count;  
19     reg lsw; //last switch state  
20  
21     always@(posedge CLK or negedge RST)  
22     begin  
23         if(RST==0) begin  
24             count <= bouncetime;  
25         end  
26         else begin  
27             lsw<=sw;  
28  
29             if(lsw != sw) begin  
30                 count <= bouncetime;  
31             end  
32             else  
33  
34                 if (count == 0) begin  
35                     outp <= sw;  
36                     invoutp <= ~sw;  
37                 end  
38                 else begin  
39                     count <= count - 1;  
40                 end;  
41  
42             end  
43         end  
44     end  
45 endmodule  
46
```

RTL Viewer:



Results:

The TA asked us to execute several RTL instructions in series and to note our observations of the clock and the program counter.

We were able to perform each of these instructions successfully.

ε

Run the Following Program

Instruction	ACC Disp.	PC Disp.	Notes
LDI 10	A	1	
STORE 5	A	2	
LDI 4	4	3	
LOAD 5	A	5	
ANDI 6	2	7	
JIFZ	2	9	
ADD 5	C	B	
SHIFT	8	D	
JMP	8	0	
LDI 15	F	1	
JIFN	F	0	

!!! PUT THESE RESULTS IN THE REPORT!!!

Conclusion:

We successfully designed and simulated VHDL code for the CPU using Quartus Prime.

FTQs:

1. Lalit Bhat

16 Perform the Following Instruction Code and Explain the result

Byte 0					Byte 1	
M	MUX	w'	Cn	S	DB	RAM
0	0	0	1	0000	0001	0001

ANSWER: After storing the value “0001” in DB and RAM, I entered the opcode for S, M, MUX, W’.

The Cn in my code is default logic 1 because I have used only logic high outputs.

The output according to the ALU designed in my code is ‘0’. Because I included the opcodes of only 16 instructions that were originally specified in the LAB 4 of CPU hardware.

So here the default condition in my code stores a ‘0’ in my accumulator.

If I were to program the above opcode in my ALU then the accumulator output will always display “0001” i.e. it acts as a NOP op-code.

2. Priya Parekh

Byte 0					Byte 1	
M	MUX	W'	Cn	S	DB	RAM
1	0	0	0	0001	0001	0000

Ans:

M	1	Shows mode control input high
MUX	0	Indicate RAM is not used
W'	0	write operation
Cn	0	Carry input is don't care for the given operation
S	0001	Instruction execution (AB)'
DB	0001	data
RAM	0000	Register Location / address