## Assignment 5

Part-2 CPU

Due date: December 15, 2017

Group No: 5

Students:

Lalit Bhat: 01671833

Priya Parikh: 01679645

## Objectives:

The objective of this LAB is to get hands on experience in learning to code in VHDL and to build a 4-bit CPU and test several instruction sets on the Cyclone VI FPGA kit.

## List of components:

➤ Hardware used:

Altera FPGA Cyclone IV board Power adapter Power supply

Software used: Quartus Prime

## Experimental Approach:

- 1. We first studied how to create a project in Quartus Prime.
- 2. After getting familiar with programming in VHDL we created individual projects of each components in the CPU.
- 3. We tested each of the individual projects on the cyclone IV kit
- 4. After designing the individual codes, we described the top level entity for the CPU.
- 5. We assigned the signals and described the port maps.
- 6. After building the final code we ran several simulations to find any bugs.
- 7. All 16 opcodes were tested and minor changes were made to the code to get the desired function.

## VHDL Code:

## 1. Top Level Entity.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
 123456789
       ⊟ENTITY cpu IS
                       PORT ( SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0); --|
LEDG : OUT STD_LOGIC_VECTOR(17 DOWNTO 0); --|
LEDG : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); --|
HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX2 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX3 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX4 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX5 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX6 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
HEX7 : OUT STD_LOGIC_VECTOR(0 TO 6); --|
CLOCK_50 : IN STD_LOGIC; --|
KEY : IN STD_LOGIC_VECTOR(3 DOWNTO 0)); --|
---> Here we declare all the hardware ports we will be using for our code.
          END cpu;
       ☐ ARCHITECTURE Behavior OF cpu IS
                    COMPONENT sevsegdecoder
                         END COMPONENT;
                    COMPONENT mux is
                         Port (datain0 : in STD_LOGIC_VECTOR (3 downto 0); --|
datain1 : in STD_LOGIC_VECTOR (3 downto 0); --|
sel : in STD_LOGIC;
opt : out STD_LOGIC_VECTOR (3 downto 0));--|
                                                                                                                      --> Here we describe the components of MUX.
                    END COMPONENT;
                    COMPONENT acc is
                    END COMPONENT acc;
```

#### 2. Components

```
COMPONENT insrg is
      port (D : in std_logic_vector(6 downto 0); --|
      clk : in std_logic; --|->Here we describe the components of instruction register.
      Q : out std_logic_vector(6 downto 0));--|
                END COMPONENT insrg;
                COMPONENT pc is
                port (din : in std_logic_vector(3 downto 0); --|
    accip : in std_logic_vector (3 downto 0); --|
    JMPZ : in std_logic; --|
    JIFZ : in std_logic; --|
    JIFN : in std_logic; --|
    clk : in std_logic; --|
    rst : in std_logic; --|
    dout : out std_logic_vector(3 downto 0));--|
                                                                                      -->>Here we describe the components of program counter.
                END COMPONENT pc;
                COMPONENT alu is
                -->Here we describe the components of alu.
                END COMPONENT alu;
                 COMPONENT RAM is
                    END COMPONENT RAM;
      COMPONENT debounce
                    GENERIC (bouncetime : INTEGER := 50000);--|
PORT (CLK, RST, sw : IN STD_LOGIC; --|->Here we describe the componenents used in debounce.
outp, invoutp : OUT STD_LOGIC ); --|
      Ė
                END COMPONENT;
```

3. Defining signals and port maps.

```
100
             signal write_enable,clk,not_clk :
101
                                                                                                     std_logic;
             signal ram_out,mux_out,acc_out,alu_out,pc_out:
102
                                                                                                     std_logic_vector(3 downto 0);
                                                                                                     std_logic_vector(6 downto 0);
std_logic_vector(4 downto 0);
103
             signal insreg :
104
             signal aluinO,regoutO :
105
             Signal display :
                                                                                                     std_logic_vector(7 downto 0);
106
107
108
109
             begin
110
             LEDR <= SW:
111
112
                                         insrg port map (SW(14 downto 8),pc_out(0),insreg);
113
                   insrg0:
                                        mux port map (Sw(3 downto 0),ram_out,insreg(6),mux_out);
acc port map (alu_out,pc_out(0),KEY(1),acc_out);
alu port map (acc_out,mux_out,insreg(4 downto 0),alu_out);
pc port map (acc_out,acc_out,Sw(17),Sw(16),Sw(15),clk,KEY(1),pc_out);
114
                   mux0:
115
                   acc0:
116
                   alu0:
117
                  pc0:
118
                                         RAM port map (SW(7 downto 4),acc_out,ram_out,insreg(5));
                   ram0:
119
                   debounce0:
                                        debounce generic map (bouncetime => 100000) port map (CLOCK_50,KEY(1),KEY(0),clk,not_clk);
120
                                                                    --default is 50000 (1ms@50MHz)
                  LEDG(0) <= clk;
LEDG(1) <= not_clk;</pre>
121
122
123
                  disp0: sevsegdecoder port map (acc_out,HEXO); --Displaying the accumulator.
disp1: sevsegdecoder port map (pc_out,HEX1); --Displaying the program counter.
disp2: sevsegdecoder port map (alu_out,HEX2); --Displaying alu output.
disp3: sevsegdecoder port map (mux_out,HEX3); --Displaying MUX output.
disp5: sevsegdecoder port map (ram_out,HEX4); --Displaying RAM dataout.
disp5: sevsegdecoder port map (isp5: sevsegdecoder)
124
125
126
127
128
                   disp5: sevsegdecoder port map (insreg(3 downto 0), HEX5);
disp6: sevsegdecoder port map (SW(3 downto 0), HEX6); --Displaying DATAin of odd byte.
disp7: sevsegdecoder port map (SW(7 downto 4), HEX7); --Displaying RAM address of odd byte.
129
130
131
132
           LEND Behavior;
```

4. Seven segment decoder.

```
library ieee;
use ieee.std_logic_1164.all;
 2
 3
 4
5
     □entity sevsegdecoder is
          6
       end sevsegdecoder;
 8
 9
     □architecture behavior of sevsegdecoder is
10
     ⊟begin
          with inputO select

display <= "0000001" when
11
12
                            "0000001" when "0000",--0
"1001111" when "0001",--1
13
                            "0010010"
                                             0010",--2
"0011".--3
14
                                       when
                            "0000110"
                                       when "0100".--4
15
                            "1001100"
                                             0100",--4
"0101".--5
16
                            "0100100"
                                       when "0101",--5
17
                                       when "0111".--7
                            "0100000"
18
                            "0001111"
                                             0111",--7
"1000" --°
19
                            "0000000"
                                       when "1000", --8 when "1001", --9 when "1010", --A when "1010", --A
20
                            "0000100"
21
                            "0001000"
                                       when "1011",--h
22
                            "1100000"
                                       when "1100".--C
23
                                       when "1101",--d
24
25
                            "0110001"
                            "1000010"
                                       wnen "1101",--d
when "1110",--E
                            "0110000"
26
                            "0111000" when others; -- F
27
28
      Lend behavior;
```

#### 5. RAM.

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
 2 3
       use IEEE.STD_LOGIC_UNSIGNED.all;
 4
 5
     ⊟entity RAM is
 6
7
8
          9
10
11
12
       end entity RAM;
13
14
     □architecture Behavior of RAM is
15
16
          type myram is array (15 downto 0) of std_logic_vector(3 downto 0); --array 16 slots of address space
          signal memory : myram;
signal addr : integer range 0 to 15;
17
                                                                                    -- each of 4 bit word length.
18
19
20
21
22
23
     begin
     p0: process(address, datain,we)
24
25
26
27
28
29
             begin
                 addr <= conv_integer(address);
if (we ='0') then
   memory(addr)<=datain;
elsif (we = '1') then</pre>
     ڧ
                                                     --when we=0 --> we write data to RAM
                                                      -- data is written from accumulator to specified address.
     十回十回
                                                     --when we=1 --> we read data from RAM
30
                    dataout<=memory(addr);</pre>
                                                     -- dafta from specific address to the output read.
31
32
                 else
                    dataout <="0000"; --default contition
33
                 end if;
34
35
             end process p0;
36
37
       end architecture Behavior;
```

#### 6. MUX.

```
LIBRARY IEEE;
 2
        USE IEEE STD_LOGIC_1164.ALL;
 3
        USE IEEE.NUMERIC_STD.ALL;
 4
        --This is the code for a 3 bit --> 2:1 MUX
 5
6
7
8
9
      □entity mux is
           Port (
      ڧ
               datainO : in STD_LOGIC_VECTOR (3 downto 0); -- 3 bit input a. datain1 : in STD_LOGIC_VECTOR (3 downto 0); -- 3 bit input b . sel : in STD_LOGIC; -- select line.
10
11
12
                          : out STD_LOGIC_VECTOR (3 downto 0)); -- output.
13
               opt
14
15
       end mux;
16
     □architecture behavior of mux is
17
18
19
      ⊟begin
20
21
           with sel select
22
23
24
               opt <= datain0 when '0', -- with select = 0 --> datain0(data of odd-byte) is the output.
                       datain1 when others: -- with select = 1 --> datain1(data output of ram) is the output.
25
26
        end behavior;
```

#### 7. Accumulator.

```
1
      Nibrary IEEE;
 2
      use IEEE.std_logic_1164.all;
 4
       --This is the code for an Accumulator
 5
 6
7
8
     ⊟entity acc is
 9
             10
                   Q : out std_logic_vector(3 downto 0)); -- accumulator output
11
12
13
      end entity acc;
14
15
     □architecture Behaviour of acc is
16
17
18
     ⊟begin
         p0: process (clk,rst) is
19
     20
21
22
                begin
                   if (rst = '0') then
  Q <= (others => '0');
23
                                                 -- This code for accumulator is basically
     24
25
                                                 --a code for a 4 bit D flip-flop register
--it stores the input value and displays it
     占
                   elsif rising_edge(clk) then--on output ports when a clock pulse is given.
Q <= D; --the reset forves Q to 0 when used.
26
27
28
29
                   end if:
30
31
          end process p0;
32
33
       end Behaviour;
```

#### 8. Instruction Register.

```
library IEEE;
use IEEE.std_logic_1164.all;
1
2
3
4
5
6
7
8
9
         --This is the code for an Instruction register
      ⊟entity insrg is
                 port (D : in std_logic_vector(6 downto 0); --7 bit instruction register input from the even byte
    clk : in std_logic; -- clock input
    Q : out std_logic_vector(6 downto 0));--output instruction registers include --> MUX,W',M,S3,S2,S1,S0.
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
         end entity insrg;
      ⊟architecture Behaviour of insrg is
       ⊟begin
             p0: process (clk) is
                     ₿
       占
             end process p0;
29
30
         end Behaviour;
```

#### 9. Program Counter.

```
library IEEE;
use IEEE.std_logic_1164.all;
 1
2
3
         use IEEE.numeric_std.all;
--THis is the code for the program counter
      ⊟entity pc is
                din : in std_logic_vector(3 downto 0); --data input
accip : in std_logic_vector (3 downto 0); --accumulator output is connected to this port

JMPZ : in std_logic;

JIFX : in std_logic;

JIFN : in std_logic;


clk : in std_logic; --clock
rst : in std_logic; --reset
dout : out unsigned); --output of count

    port(
        end pc;
      □architecture behavior of pc is
      ⊟begin
      \Box
            clk_proc:process(clk,rst)
             variable COUNT:unsigned(3 downto 0) := "0000"; --declared a terporary variable an initiated it to 0.
                 if rst = '0' then
COUNT := "0000";
      ᆸ
                                              --asynchronous reset (active low).
      Ī
                 elsif rising_edge (clk) then
      Ē
                     if (JMPZ = '1') then --logic for JMPZ operation.
COUNT := "0000";
      Ī
                     elsif (accip = "0000" and JIFZ ='1') then --logic for JIFZ operation.
    COUNT := "0000";
      1-0-1-0
                     elsif (accip = "1111" and JIFN = '1') then --logic for JIFN operation.
COUNT := "0000";
                         COUNT := COUNT + 1; -- logic for the counter to count up at every clock.
                     end if;
48
49
                 end if;
50
51
                 dout <= COUNT after 50 ns; -- The output of the counter is updated here.
52
53
54
             end process clk_proc;
55
         end behavior;
```

#### 10. ALU

```
□module debounce(
 2
          CLK,
 3
          RST,
 4
          SW,
 5
          outp,
 6
          invoutp);
 7
 8
       parameter bouncetime = 50000;
 9
       parameter clkwidth = $clog2(bouncetime);
10
11
       input CLK;
12
       input RST;
13
14
       input sw;
15
       output reg outp;
16
       output reg invoutp;
17
18
       reg [(clkwidth-1):0] count;
19
       reg lsw; //last switch state
20
       always@(posedge CLK or negedge RST)
21
22
     ⊟begin
23
             if(RST==0) begin
     1
24
                count <= bouncetime;
25
             end
26
             else begin
27
                lsw<=sw;
28
                if(lsw != sw) begin
29
     ፅ
30
                    count <= bouncetime;
31
                end
32
                else
33
34
                if (count == 0) begin
     莒
35
                    outp <= sw;
36
                    invoutp <= ~sw;
37
                end
38
     白
                else begin
39
                    count <= count - 1;
40
                end;
41
42
             end
43
       end
44
       endmodule
45
46
```

## RTL Viewer:



## Results:

The TA asked us to execute several RTL instructions in series and to note our observations of the clock and the program counter.

We were able to perform each of these instructions successfully.

Run the Following Program				
Instruction	ACC Disp.	PC Disp.	Notes	
LDI 10	Α	1		
STORE 5	A	2		
LDI 4	4	3		
LOAD 5	A	5		
ANDI 6	2	7		
JIFZ	2	9		
ADD 5	C	B		
SHIFT	8	D	-	
JMP	8	0		
LDI 15	F	1		
JIFN	F	0		

**!!! PUT THESE RESULTS IN THE REPORT!!!** 

## Conclusion:

We successfully designed and simulated VHDL code for the CPU using Quartus Prime.

## FTQs:

#### 1. Lalit Bhat

# 16 Perform the Following Instruction Code and Explain the result

/ Byte 0 /				Byt	e 1	
M	MUX	W³	Cn	S	DB	RAM
0	0	0	1	0000	0001	0001

**ANSWER:** After storing the value "0001" in DB and RAM, I entered the opcode for S, M, MUX, W'.

The Cn in my code is default logic 1 because I have used only logic high outputs.

The output according to the ALU designed in my code is '0'. Because I included the opcodes of only 16 instructions that were originally specified in the LAB 4 of CPU hardware.

So here the default condition in my code stores a '0' in my accumulator.

If I were to program the above opcode in my ALU then the accumulator output will always display "0001" i.e. it acts as a NOP op-code.

## 2. **Priya Parekh**

Byte 0					Byte 1	
M	MUX	W'	Cn	S	DB	RAM
1	0	0	0	0001	0001	0000

### Ans:

M	1	Shows mode control input high
MUX	0	Indicate RAM is not used
W'	0	write operation
Cn	0	Carry input is don't care for the given
		operation
S	0001	Instruction execution (AB)'
DB	0001	data
RAM	0000	Register Location / address