Assignment 5

Part-1 Multiplier

Due date: December 15, 2017

Group No: 5

Students:

Lalit Bhat: 01671833

Priya Parikh: 01679645

Objectives:

To design and implement a multiplier circuit which multiply two 4-bit number and displays the least significant bit first, followed by 4-most significant bits on Altera FPGA Cyclone IV using VHDL.

List Of components:

➤ Hardware used:

Altera FPGA Cyclone IV board Power adapter Power supply

Software used: Quartus Prime

Experimental Approach:

- 1. We first studied how to create a project in Quartus Prime.
- 2. After getting familiar with programming in VHDL we created individual projects of each components in the multiplier.
- 3. We tested each of the individual projects on the cyclone IV kit
- 4. After designing the individual codes, we described the top-level entity for the multiplier.
- 5. We assigned the signals and described the port maps.
- 6. After building the final code we ran several simulations to find any bugs.
- 7. We were able to multiply 2 4-bit numbers and get an 8 bit output.

VHDL Code:

1. Top Level Entity.

```
LIBRARY ieee;
       USE ieee.std logic 1164.all;
 3
 4
     ENTITY multiplier IS
 5
                6
     7
                        LEDR : OUT STD LOGIC VECTOR(17 DOWNTO 0);
8
                       HEXO: OUT STD_LOGIC_VECTOR(0 TO 6);
HEX1: OUT STD_LOGIC_VECTOR(0 TO 6);
9
10
                        HEX2 : OUT STD LOGIC VECTOR (0 TO 6);
11
                        HEX3: OUT STD_LOGIC_VECTOR(0 TO 6); -- Here we have described all the haedware ports HEX4: OUT STD_LOGIC_VECTOR(0 TO 6); -- we will be using for our code.
12
13
14
                        HEX5 : OUT STD LOGIC VECTOR (0 TO 6);
                       HEX6 : OUT STD_LOGIC_VECTOR(0 TO 6);
HEX7 : OUT STD_LOGIC_VECTOR(0 TO 6);
15
16
17
                        KEY : IN STD LOGIC VECTOR (3 DOWNTO 0));
18
19
      END multiplier;
20
21
22
23
     ☐ARCHITECTURE Behavior OF multiplier IS
24
25
             COMPONENT sevsegdecoder
     26
     port (input0: in std_logic_vector(3 downto 0); -- | Here we describe the components of
27
                        display: out std logic vector(0 to 6)); --|the seven segment decoder.
28
             END COMPONENT;
```

```
31
             COMPONENT piso
    32
               port ( clk,rst,load : in std logic;
                                                             --|Here we describe the components of
    F
                      inp : in std_logic_vector(3 downto 0); -- | the parallel in - serial out shift register.
33
                      q : out std_logic);
34
35
             END COMPONENT;
36
37
            COMPONENT sipo
38
    39
    port(clk0,rst0 : in std_logic;
                                                               --1
40
                      a : in std logic;
                                                               --|Here we describe the components of
41
                      op : out std logic vector(7 downto 0)); -- | the serial in - parallel out shift register.
42
            END COMPONENT;
43
44
45
    COMPONENT alu
46
    Port ( NUM1 : in STD LOGIC VECTOR (4 downto 0); -- |
                      NUM2 : in STD_LOGIC_VECTOR (4 downto 0); --|Here we describe the components of the ALU SUM : out STD_LOGIC_VECTOR (4 downto 0));--|
47
48
49
50
            END COMPONENT;
51
52
            COMPONENT andgates
53
    54
    Port ( a : in std_logic_vector (3 downto 0);
55
                      b : in std logic;
                                                                  --|Here we describe the components of the
56
                      ab : out std logic vector (3 downto 0)); -- and gates.
57
             END COMPONENT;
```

```
60
    COMPONENT reg
61
    port (D : in std logic vector(3 downto 0); --|
62
                     clk, rst : in std logic;
                                                          --|Here we describe the components of the
63
                     Q : out std logic vector(3 downto 0)); --|accumulator
            END COMPONENT;
64
65
            COMPONENT debounce
66
    67
68
               GENERIC (bouncetime : INTEGER := 50000);
               PORT (CLK, RST, sw : IN STD LOGIC;
69
    70
                    outp, invoutp : OUT STD LOGIC);
71
72
         END COMPONENT;
73
74
      signal b0,clk0,clk not : std logic;
75
      --'b0' is lsb of input 'b',clk is a de-bounce clock.
76
      signal aluin, regout : std logic vector(3 downto 0);
77
      --'aluin'-output of and logic,'regout'- output of accumulator
78
      signal SUMO, aluinO, regoutO : std logic vector (4 downto 0);
      -- 'SUMO'output of alu, 'aluino'- alu input, 'regouto'-alu input
79
80
      Signal display :
                                  std logic vector(7 downto 0);
81
      --display used for seven segment decoder
```

```
83
       begin
 84
 85
        piso0:
                                       piso port map (clk0,SW(0),SW(1),SW(13 downto 10),b0);
                                       andgates port map (SW(17 downto 14),b0,aluin);
aluin0 <= "00000" OR aluin;</pre>
 86
         andgates0:
 87
 88
        alu0 •
                                       alu port map (aluin0,regout0,SUM0);
 89
        reg0 :
                                       reg port map (SUM0(4 downto 1),clk0,SW(0),regout);
                                       regout0 <= "000000" OR regout:
 90
                                       sipo port map (clk0,SW(0),SUM0(0),display);
 91
        sipo0 :
 92
        -- sipo0:
                                       sipo port map (KEY(0),SW(0),x,y);
 93
                                       debounce GENERIC MAP (bouncetime => 100000) PORT MAP (CLOCK 50, KEY(1), KEY(0), clk0, clk not);
 94
       debounce0:
                                             --default is 50000 (lms@50MHz)
 95
 96
 97
 98
       disp0: sevsegdecoder port map (SW(17 downto 14), HEX7); -- Input 'A'.
 99
       displ: sevsegdecoder port map (SW(13 downto 10), HEX6); -- Input 'B'.
100
       disp2: sevsegdecoder port map (aluin, HEX5);
101
       disp3: sevsegdecoder port map (SUMO(4 downto 1), HEX4); -- AND logic output.
102
       disp4: sevsegdecoder port map (regout, HEX3); -- displays accumulator output.
        --disp5: singlebit port map (SUM0(0), HEX2);
103
104
       disp6: sevsegdecoder port map (display(7 downto 4), HEX1); --displays the lower nibble.
105
       disp7: sevsegdecoder port map (display(3 downto 0), HEXO); --Displays the upper nibble.
106
107
108
       END Behavior;
```

2. Seven segment decoders.

```
library ieee;
      use ieee.std logic 1164.all;
 3
     --This code describes the sevensegment decoder
    entity sevsegdecoder is
 5
       port (input0: in std logic vector(3 downto 0);
            display: out std logic vector(0 to 6));
 6
 7
     end sevsegdecoder;
 8
9
    Parchitecture behavior of sevsegdecoder is
10
    -begin
        with input0 select
11
12
            display <= "0000001" when "0000", --0
13
                        "1001111" when "0001",--1
14
                         "0010010" when "0010",--2
15
                         "0000110" when "0011",--3
16
                         "1001100" when "0100",--4
17
                         "0100100" when "0101",--5
                         "01000000" when "0110",--6
18
                         "0001111" when "0111",--7
19
20
                         "00000000" when "1000",--8
21
                        "0000100" when "1001",--9
22
                         "0001000" when "1010",--A
23
                         "1100000" when "1011",--b
24
                        "0110001" when "1100",--C
                         "1000010" when "1101",--d
25
26
                         "0110000" when "1110",--E
                        "0111000" when others; -- F
27
      end behavior:
28
```

3. Parallel in serial out shift register.

```
1
      library ieee;
      use ieee std logic 1164 all, ieee numeric std all;
 3
     -- This code describes a parallel in and serial out shift register.
 5
    ⊟entity piso is
 6
7
8
        port ( clk, rst, load : in std logic;
    inp : in unsigned(3 downto 0);
9
10
               -- the above port is where the variable 'b' to be multiplied
    11
               --is loaded parallely
12
               q : out std logic); -- this output is sent to the AND logic
13
     end entity piso;
14
15
16
    ☐architecture behavior of piso is
17
18
    ⊟begin
19
20
    p0: process(clk,rst,load) is
21
22
            variable reg : unsigned ( 3 downto 0) :="0000";
           begin
24
25
26 ⊟
             if (rising edge (clk)) then
27
28
    if (rst = 'l') then
                 reg := (others => '0');
29
30
31
    elsif (load = 'l') then
32
                 reg := inp; --4 bit parallel input assigned to a temp variable.
33
34
    else
35
                reg := shift right (reg,1); --logic for shift.
36
37
                end if;
38
             end if;
39
40
              q <= reg(0); --serial output.
41
42
           end process p0;
43
     Lend behavior;
44
```

4. Serial in parallel out shift register.

```
library IEEE;
      use IEEE.std logic 1164.all,ieee.numeric std.all;
 2
 3
     --This code describes a serial in and parallel out shift register.
 5
    entity sipo is
 6
 8
          port(clk0,rst0 : in std logic;
    9
              a : in std logic;
                                              --single bit input
10
              op : out unsigned(7 downto 0)); --stores the 8 bit final result
11
12
13
     end entity sipo;
14
15
    ⊟architecture Behavior of sipo is
16
    -begin
17
       pl: process (clk0,rst0) is
18
    variable temp: unsigned(7 downto 0) :="000000000";
19
20
        begin
21
22
    if rising edge(clk0) then
23
24
               if (rst0 = '1') then
    25
                  temp := "00000000";
26
                  op<= temp; --Assign the single bit input to
27
                             --a temp variable
28
    else
29
                  temp := temp(6 downto 0) & a;
30
                  op(0) \le temp(7); --|
31
                  op (1) <= temp(6); --|
32
                  op (2) <= temp (5); --|
33
                  op(3) <= temp(4);--|-->logic for shift operation
34
                  op(4) <= temp(3);--|
35
                  op(5) <= temp(2);--|
36
                  op(6) <= temp(1); --|
37
                  op(7) \le temp(0); --|
38
               end if:
39
            end if;
40
41
42
43
         end process pl;
44
45
     end architecture Behavior;
```

5. ALU

```
library IEEE;
     use IEEE STD LOGIC 1164 ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
     --This code describes the ALU adder logic.
    entity alu is
    □ Port ( NUM1 : in STD LOGIC VECTOR (4 downto 0); -- 5-bit number
                NUM2 : in STD LOGIC VECTOR (4 downto 0); -- 5-bit number
9
                 SUM : out STD LOGIC VECTOR (4 downto 0)); -- 5 bit result
10
11
12
     end alu;
13
14 Farchitecture Behavioral of alu is
15
    □begin
16
17
           SUM <= NUM1+NUM2;
18
19
20 end Behavioral;
```

6. AND logic.

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
     use IEEE STD LOGIC ARITH ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
 4
 5
    --This is the code for 4 bit AND operation
     -- this operation is performed with 4 bit input 'a'
 7
     --is each anded with lsb of input 'b'
8
9
10
    entity andgates is

☐ Port ( a : in std logic vector (3 downto 0);

11
12
                 b : in std logic;
13
                 ab : out std logic vector (3 downto 0));
     end andgates;
14
15
    □architecture Behavior of andgates is
16
17
18
    begin
19
20
            ab(0) \le a(0) \text{ and } b; --|
21
            ab(1) \le a(1) and b; --|--> and logid
22
            ab(2) \le a(2) \text{ and } b; --|
23
            ab(3) \le a(3) \text{ and } b; --|
24
25
        end Behavior;
26
```

7. Accumulator.


```
library IEEE;
     use IEEE.std_logic_l164.all;
    --This is the code for the accumulator
6 Mentity reg is
8
          port (D : in std_logic_vector(3 downto 0); -- the output of the ALU is connected to this port.
   10
                clk, rst : in std logic;
                                                   -- clock and reset.
                Q : out std_logic_vector(3 downto 0)); -- this output is sent back to the input for add
11
12
                                                   --operation used in multiplier logic.
13
     end entity reg;
14
15
16 Harchitecture Behaviour of reg is
17
18
19 ☐ p0: process (clk,rst) is
21
                begin
22
                   if rising edge(clk) then
23
     if (rst = '1') then
                          Q <= (others => '0'); --reset conditions
24
25
     26
                           Q <= D; --set the input to the output Q
27
                       end if;
28
                    end if;
29
          end process p0;
30
31
    end Behaviour;
32
```

8. De-bounce.

```
module debounce (
        CLK,
 3
        RST,
 4
         sw,
 5
         outp,
 6
         invoutp);
 7
 8
      parameter bouncetime = 50000;
9
      parameter clkwidth = $clog2(bouncetime);
10
      input CLK;
11
      input RST;
12
      input sw;
13
      output reg outp;
14
      output reg invoutp;
15
      reg [(clkwidth-1):0] count;
     reg lsw; //last switch state
16
17
```

```
always@(posedge CLK or negedge RST)
18
19
    □begin
            if(RST==0) begin
20
    21
               count <= bouncetime;
22
            end
23
    else begin
24
               lsw<=sw;
25
               if(lsw != sw) begin
26
    27
                  count <= bouncetime;
28
               end
29
               else
30
               if (count == 0) begin
31
    32
                  outp <= sw;
33
                  invoutp <= ~sw;
34
               end
35
    else begin
36
                  count <= count - 1;
37
               end;
38
39
            end
40
      end
41
     Lendmodule
42
```

RTL-



Results:

During the demonstration the TA asked us to multiply different combinations of 2 four-bit numbers to check if our code executes accurately and it displays the answer.

In each of these combinations we got our desired outputs.

Conclusion:

We successfully designed and simulated VHDL code to multiply 2 4-bit numbers and get an 8 bit output.

FTQs:

1. Lalit Bhat

Move the upper nibble to LED 6 (6-33)

To move the upper nibble to the led we need to add the following code:

a. Inside entity

```
ENTITY multiplier IS

Port (LEDG: OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
End entity multiplier
```

b. Inside architecture

```
LEDG (6) <=display (3);
LEDG (5) <=display (2);
LEDG (4) <=display (1);
LEDG (3) <=display (0);
```

2. Priya Parekh

Move the upper nibble to display HEX 2.

In our code, HEX1 displays upper nibble. I need to change the code by adding following instruction to move the upper nibble to HEX2.

disp1: sevsegdecoder port map (SW (7 downto 4), HEX2);