

# Assignment 01 – Combinatorial logic

EDB HDL

ANM, v03

## Introduction

Implementation of combinatorial logic with SystemVerilog is in focus in this assignment.

Combinatorial logic can be implemented in different ways:

- Using gate primitives (not recommended)
- Using continuous assignments
- Using a behavioural description in an `always_comb` block.

A brief example shall illustrate the concepts:

The following combinatorial logic shall be implemented:  $Z = (R \& S) \mid T$

```
1 // Example --> combinatorial logic in SV
2 // ANM, 26.09.2017
3
4 module comb_logic(
5     input logic r, s, t,
6     output logic z0, z1, z2, z3
7 );
8 ..
9 // using gate primitives (not recommended!)
10 logic rs;
11 and u0_and(rs,r,s);
12 or u0_or(z0,rs,t);
13 ..
14 // using continuous assignments
15 assign z1 = (r&s) | t;
16 ..
17 // behavioral 1 --> truth table
18 ..
19 always_comb begin
20     case ({r,s,t})
21         3'b000: z2 = 1'b0;
22         3'b001: z2 = 1'b1;
23         3'b010: z2 = 1'b0;
24         3'b011: z2 = 1'b1;
25         3'b100: z2 = 1'b0;
26         3'b101: z2 = 1'b1;
27         3'b110: z2 = 1'b1;
28         3'b111: z2 = 1'b1;
29     endcase
30 end
31 ..
32 // behavioral 2 --> if, else, end
33 always_comb begin
34     if ((r&s) | t) begin
35         z3 = 1'b1;
36     end
37     else begin
38         z3 = 1'b0;
39     end
40     ..
41 end
42 ..
43 ..
44 endmodule
```

Figure 1: Different ways to implement combinatorial logic in SystemVerilog.

## Task 01 – Seven segment decoder





Figure 2: Seven segment display as used on the FPGA development board.

- Create the folder structure
  - ./sevensseg/sim
  - ./sevensseg/src
- [1cp] Create a SystemVerilog module “sevensseg.sv” in the ./sevensseg /src folder that implements the decoder. You can choose in which way you want to implement the logic.



- Requirements
  - Inputs
    - bin\_i [3:0]
  - Outputs
    - hex\_o [6:0]
    - hexn\_o [6:0]
  - Translate binary number as set by “bin\_i” to the correct sevenbit output “hex\_o”. Please refer to the figure in the appendix.
  - “hexn\_o” is the negated version of “hex\_o”. (Would be useful for active low displays.)
  - Do not forget the numbers 10 (0xA) to 15 (0xF)!
- [2cp] Create a SystemVerilog test bench “tb\_sevensseg.sv” in the ./sevensseg/sim folder
  - All input values are stimulated.
  - Input and outputs are displayed in the simulator console “transcript”.
  - It allows to check the correctness of the implemented logic in the wave window of the simulator.

- [1cp] Create a TCL script file “sim\_tb\_sevenseg.tcl” that controls the compile and simulation process. A wave window is opened and all relevant signals are displayed.
- [1cp] Create a short summary report “doc\_sevenseg.pdf” that shows the simulation result.
  - Show that your design fulfils the specification (verification).
  - Discuss why you chose your implementation method (advantages, disadvantages).

## Appendix

The figure below shows the desired segment outputs for all numbers from 0x0 to 0xF.

In the “hex\_o” output hex\_o[0] refers to segment A and hex\_o[6] to segment G.

The DP is not used.




Figure 3: Number representation on a seven segment display.