
Report for Computer Assignment 6

Babak Hosseini Mohtasham 810101408

ECE 367 Fall 1402

Datapath:




```
Flow Status
                                    Successful - Sat Jan 06 22:06:42 2024
Ouartus Prime Version
                                    20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name
                                    cosx
Top-level Entity Name
                                    cosx
Family
                                    Cyclone IV GX
                                    EP4CGX15BF14A7
Device
Timing Models
                                    Final
Total logic elements
                                    372 / 14,400 (3%)
Total registers
                                    51
Total pins
                                    49 / 81 (60 %)
Total virtual pins
Total memory bits
                                    0 / 552,960 (0%)
Embedded Multiplier 9-bit elements
Total GXB Receiver Channel PCS
                                    0/2(0%)
Total GXB Receiver Channel PMA
                                    0/2(0%)
Total GXB Transmitter Channel PCS
                                    0/2(0%)
Total GXB Transmitter Channel PMA
                                    0/2(0%)
Total PLLs
                                    0/3(0%)
```

Look Up Table:

```
timescale 1ns/1ns
     module lut(input [2:0] adr, output [7:0] data);
         reg [15:0] datat;
         always @(adr) begin
             case(adr)
                 0: datat = 16'hFF;// 1/1
                 1: datat = 16'h80;// 1/2
                 2: datat = 16'h55;// 1/3
9
                 3: datat = 16'h40;// 1/4
                 4: datat = 16'h33;// 1/5
11
                 5: datat = 16'h2B;// 1/6
                 6: datat = 16'h25;// 1/7
                 7: datat = 16'h20;// 1/8
13
14
             endcase
15
         end
         assign data = datat;
16
     endmodule
```


Register:


Controller:




```
timescale 1ns/1ns
     module controller(input Start,Co,Comp,clk,rst, output reg init, s, add_sub,ldt,ldr,cnt_en,ready);
         parameter [2:0] Idle=0,Initial=1,Mult1=2,Mult2=3,Mult3=4,Mult4=5,Add=6,Sub=7;
         reg [2:0] ns,ps;
         always@(ps,Start) begin
             ns=Idle;
             (init,s,ldt,ldr,cnt_en,ready) = 7'b0;
             case (ps)
                 Idle: begin ns = Start ? Initial : Idle; add_sub = 1'b1; init = 1'b1; ready=1'b1; end
                 Initial: begin ns = Start ? Initial : Mult1; init = 1'b1; end
                Mult1: begin ns = Mult2; s=1'b1; ldt=1'b1; end
11
12
                Mult2: begin ns = Mult3; cnt_en=1; ldt=1'b1; end
13
                Mult3: begin ns = Mult4; s=1'b1; ldt=1'b1; end
14
                Mult4: begin ns = add_sub ? Add : Sub; ldt=1'b1; end
15
                 Add: begin ns = Co ? Idle : Comp ? Idle : Mult1; cnt_en=1; ldr=1'b1; add_sub = 1'b0; end
16
                 Sub: begin ns = Co ? Idle : Comp ? Idle : Mult1; cnt_en=1; ldr=1'b1; add_sub = 1'b1; end
17
                 default: ns= Idle;
18
19
20
         always@(posedge clk, posedge rst) begin
             if(rst)
                ps<=Idle;
    endmodule
```

```
timescale 1ns/1ns
module controller_tb();
   reg Start=0,clk=0,Co=0,Comp=1,rst=0;
   wire init,s,add_sub,ldt,ldr,cnt_en,ready;
   controller ctrl(Start,Co,Comp,clk,rst,init,s,add_sub,ldt,ldr,cnt_en,ready);
   always begin #41;clk=~clk;end
        #82;
        #82;
        #82;
        #20; Start = 1;
        #82; Start=0;
        #82;
        #82;
        #82;
        #82;
        #82;
        #82;
        #82;
        #82; Co = 1;
        #82;
        #82;
        #20; Start = 1;
        #82; Start=0;
        #82;
        #82;
        #82;Comp=0;
        #820;
        $stop;
endmodule
```






Datapath with Controller:



```
timescale 1ns/1ns
module cosx_tb();
   wire init,select,add_sub,Co,Compare,ldt,ldr,cnt_en,ready,ready1;
   reg [15:0] x=16'b0000000010011110;//0.6171875 -> cos -> 0.81550939694 -> 00000000.11010000
   wire [15:0] Result;
   wire [15:0] Result1;
   controller ctrl(Start,Co,Compare,clk,rst,init,select,add_sub,ldt,ldr,cnt_en,ready);
   cosx dp(Co,init,clk,cnt_en,Compare,y,ldt,select,x,Result,ldr,add_sub);
   cosx_with_controller t(ready1,Start,clk,x,y,rst,Result1);
       #20; Start = 1;
       #82; Start=0;
       #1640;
       #82;
       #82;
       #82; y=8'b00011110;
       #82; Start = 1;
       #82;#82; y=8'b0; x=16'b0000000111100010;//1.8828125 -> cos -> -0.30697808454 -> 11111111.10110010
       #82; Start = 1;
       $stop;
endmodule
```



Flow Status Successful - Mon Jan 08 14:05:28 2024

20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name complete_cosx

Top-level Entity Name cosx_with_controller

Family Cyclone IV GX

Device EP4CGX15BF14A7

Timing Models Final

Quartus Prime Version

Total logic elements 381 / 14,400 (3 %)

Total registers 59

Total pins 44 / 81 (54 %)

Total virtual pins 0

Total memory bits 0 / 552,960 (0 %)

Embedded Multiplier 9-bit elements 0

Total GXB Receiver Channel PCS 0 / 2 (0 %)

Total GXB Receiver Channel PMA 0 / 2 (0 %)

Total GXB Transmitter Channel PCS 0 / 2 (0 %)

Total GXB Transmitter Channel PMA 0 / 2 (0 %)

Total PLLs 0 / 3 (0 %)