Report for computer assignment #4

Babak Hosseini Mohtasham 810101408


1.

SR-latch with active low inputs

S Q Q Q Q Dar

```
itimescale lns/lns
module q1_sr_latch_1 #(parameter q_inputs_cnt = 2, qb_inputs_cnt=2) (input S, R, S1,R1, output Q, Qb);
nand #(q_inputs_cnt*4) n0(Q,S,S1,Qb);
nand #(qb_inputs_cnt*4) n1(Qb,R,R1,Q);
endmodule
```

```
timescale lns/lns
module q1 tb 1();
    reg s=1'd0;
    reg r=1'd0;
    reg clk=1'd1;
    wire q,qb;
    q1 sr latch 1 #(2,2) a1(s,r,clk,clk,q0,qb0);
    initial begin
        s=0; r=0;
        #50; s=0; r=0;
        #50; s=0; r=0;
        #50; s=0; r=1;
        #50; s=0; r=1;
        #50; s=1; r=0;
        #50; s=1; r=0;
        #50; s=0; r=0;
        #50; s=0; r=0;
        #50; s=1; r=1;
        #50; s=1; r=1;
        #50; s=0; r=0;
        #50; s=0; r=0;
        #50;
    end
endmodule
```




2.

```
timescale lns/lns
module q2_edge_trigger(input D, clk, output Q, Qb);

wire q0,qb0,q1,qb1;
wire z=1'd1;
q1_sr_latch_1 #(3,2) a0(qb1,D,clk,z,q0,qb0);
q1_sr_latch_1 #(2,2) a1(qb0,clk,z,z,q1,qb1);
q1_sr_latch_1 #(2,2) a2(qb1,q0,z,z,Q,Qb);
endmodule
```

```
timescale 1ns/1ns
     module q2 tb 1();
         reg d=1'd0;
         reg clk=1'd0;
         wire q,qb;
         q2 edge trigger a1(d,clk,q,qb);
         always #37 clk=~clk;
         initial begin
             d=0;
             #37; d=1;
             #37; d=1;
             #28; d=0;
             #83; d=1;
             #20;
             #37; d=0;
             #22; d=1;
16
             #72; d=0;
             #100; $stop;
         end
     endmodule
```



Setup time of 0 to 1=0ns

Setup time of 1 to 0=10ns


Hold time of 0 to 1=0ns

Hold time of 1 to 0=4ns

3.

```
1    `timescale lns/lns
2    module q3(input D, clk,pre,clr, output Q, Qb);
3    wire q0,qb0,q1,qb1;
4    q1_sr_latch_1 #(3,3) a0(qb1,D,clk,clr,q0,qb0);
5    q1_sr_latch_1 #(3,3) a1(qb0,clk,pre,clr,q1,qb1);
6    q1_sr_latch_1 #(3,3) a2(qb1,q0,pre,clr,Q,Qb);
7    endmodule
```

```
timescale 1ns/1ns
     module q3 tb 1();
         req d=1'd0;
         reg pre=1'd0;
         reg clr=1'd0;
         req clk=1'd0;
         wire q,qb;
         q3 a1(d,clk,~pre,~clr,q,qb);
         always #37 clk=~clk;
         initial begin
             d=0; clr=0; pre=0;
             #50;
             #30; d=1;
             #80; clr=1;
             #29; d=0; clr=0;
             #45; pre=1;
             #20; pre=0;
             #80; d=1;
18
             #80; clr=1; pre=1;
             #80; pre=0; clr=0;
             #80; d=0;
             #100; $stop;
         end
     endmodule
```



When D changes from 0 to 1 delay of:

Q=24 and Qbar=36ns

When D changes from 1 to 0 delay of:

Q=36 and Qbar=24ns

When CLR changes from 0 to 1 delay of:

Q=24 and Qbar=12ns

When PRE changes from 0 to 1 delay of:

Q=12 and Qbar=24ns

When both CLR and PRE change from 0 to 1 the delay is:12ns