

Set Operating Conditions		Propagation Delay					
<input checked="" type="radio"/> Slow 1100mV 85C Model <input type="radio"/> Slow 1100mV 0C Model <input type="radio"/> Fast 1100mV 85C Model <input type="radio"/> Fast 1100mV 0C Model		Input Port	Output Port	RR	RF	FR	FF
		1 SW[0]	HEX0[0]	8.919	9.101	9.334	9.522
		2 SW[0]	HEX0[1]	9.183	9.545	9.606	10.002
		3 SW[0]	HEX0[2]		9.427	9.595	
		4 SW[0]	HEX0[3]	8.574	8.686	8.996	9.142
		5 SW[0]	HEX0[4]	9.369			10.131
		6 SW[0]	HEX0[5]	9.275			10.136
		7 SW[0]	HEX0[6]	8.648	8.690	9.064	9.112
		8 SW[1]	HEX0[0]	8.592	8.789	9.053	9.236
		9 SW[1]	HEX0[1]	8.925	9.240	9.387	9.683
		10 SW[1]	HEX0[2]	8.845			9.557
		11 SW[1]	HEX0[3]	8.369	8.434	8.835	8.882
		12 SW[1]	HEX0[4]		9.398	9.504	
		13 SW[1]	HEX0[5]	9.024	9.382	9.487	9.827
		14 SW[1]	HEX0[6]	8.322	8.379	8.784	8.827
		15 SW[2]	HEX0[0]	9.172	9.418	9.605	9.884
		16 SW[2]	HEX0[1]	9.666			10.398
		17 SW[2]	HEX0[2]	9.437	9.750	9.870	10.216
		18 SW[2]	HEX0[3]	9.054	9.103	9.482	9.536
		19 SW[2]	HEX0[4]	9.622	10.026	10.055	10.492
		20 SW[2]	HEX0[5]	9.757	10.099	10.186	10.533
		21 SW[2]	HEX0[6]	8.902	9.008	9.334	9.473
		22 SW[3]	HEX0[0]	8.783	9.015	9.151	9.333
		23 SW[3]	HEX0[1]	9.121	9.478	9.629	9.910
		24 SW[3]	HEX0[2]	9.057	9.356	9.427	9.676
		25 SW[3]	HEX0[3]	8.508	8.615	9.016	9.047
		26 SW[3]	HEX0[4]		9.630	9.608	
		27 SW[3]	HEX0[5]	9.213	9.613	9.720	10.044
		28 SW[3]	HEX0[6]	8.508	8.600	8.877	8.919

This table shows input to output propagation delay. For example RF corresponds to a rise in the input causing a fall in the output. The higher the temperature the longer the propagation delay. This is because at higher temperatures there is more resistance.
Some combinations are missing because they never occur in our circuit design. For example the rise of sw[0] (the switch going high) never causes the 2nd bar to go high on the 7seg display.

Flow Summary	
Flow Status	Successful - Fri Nov 17 10:15:50 2017
Quartus Prime Version	16.0.0 Build 211 04/27/2016 SJ Standard Edition
Revision Name	ex1_top
Top-level Entity Name	ex1_top
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	4 / 32,070 (< 1 %)
Total registers	0
Total pins	11 / 457 (2 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

Compilation Report for 7 seg display. This shows that in our design we have only used 4/32,070 ALMs.

Experiment 2

Friday, November 17, 2017 10:54 AM

```
set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to HEX0[4]
set_location_assignment PIN_AF28 -to HEX0[4]
```

The pin assignments can be done by editing the qsf file in the following format. The top line specifies the voltage standard and the second the physical pin location

```
1 module hex_to_7seg (out,in);
2
3     output [6:0] out; //low-active output
4     input[3:0] in; //4-bit binary input
5
6     reg [6:0] out; // make out a variable
7
8     always @ (*)
9     case (in)
10         4'h0: out = 7'b1000000;
11         4'h1: out = 7'b1111001;
12         4'h2: out = 7'b0100100;
13         4'h3: out = 7'b0110000;
14         4'h4: out = 7'b0011001;
15         4'h5: out = 7'b0010010;
16         4'h6: out = 7'b0000010;
17         4'h7: out = 7'b1111000;
18         4'h8: out = 7'b0000000;
19         4'h9: out = 7'b0001000;
20         4'ha: out = 7'b0001000;
21         4'hb: out = 7'b0000011;
22         4'hc: out = 7'b1000110;
23         4'hd: out = 7'b0100001;
24         4'he: out = 7'b0000110;
25         4'hf: out = 7'b0001110;
26     endcase
27 endmodule
```

The code for the 7 seg. Originally got two errors because we forgot semicolon after reg[6:0] out and input[3:0]in

Originally had errors because we forgot to put semicolons at the end of line 6 and 4.

```
1 module ex2_top (
2     SW, //input switches
3     HEX0 // Hex output on 7 segment display
4 );
5 input [3:0] SW; // declare input/output ports
6 output[6:0] HEX0;
7
8     hex_to_7seg SEG0 (HEX0, SW);
9
10 endmodule
```

This is the top-level specification for the 7 seg. Note: SEG0 just specifies the instance of the module. If it wasn't there Quartus would randomly assign it one.

Experiment 3

Friday, November 17, 2017 11:30 AM

```
1 module ex2_top (
2     SW, //input switches
3     HEX0, HEX1, HEX2 // Hex output on 7 segment display
4 );
5 input [9:0] Sw; // declare input/output ports
6 output [6:0] HEX0;
7 output [6:0] HEX1;
8 output [6:0] HEX2;
9
10 hex_to_7seg SEG0 (HEX0, Sw[3:0]);
11 hex_to_7seg SEG1 (HEX1, Sw[7:4]);
12 hex_to_7seg SEG2 (HEX2, Sw[9:8]);
13
14 endmodule
```


To make the 10 bit to 7 seg display we had to add two more hex outputs. Since the first 4 bits correspond to the first digit of hex and bits 4 to 7 bit correspond to the second digit of hex. The last two correspond to the last digit of hex. The two MSBs will automatically be set to zero.

Had to change the names of the instances.

In the file ex3_top.qsf it has the pin assignment for HEX1 and HEX2 already defined .

Experiment 4

Friday, November 17, 2017 11:45 AM



The diagram for the 10 bit binary to binary coded decimal. The blocks show where the add 3 happens. And the arrows show the sifting

```

1 module bin2bcd_10 (B, BCD_0, BCD_1, BCD_2, BCD_3);
2
3     input [9:0] B; // binary input number
4     output [3:0] BCD_0, BCD_1, BCD_2, BCD_3; // BCD digit LSD to MSD
5
6     wire [3:0] w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12;
7     wire [3:0] a1,a2,a3,a4,a5,a6,a7,a8,a9,a10,a11,a12;
8
9     // Instantiate a tree of add3-if-greater than or equal to 5 cells
10    // ... input is w_n, and output is a_n
11    add3_ge5 A1 (w1,a1);
12    add3_ge5 A2 (w2,a2);
13    add3_ge5 A3 (w3,a3);
14    add3_ge5 A4 (w4,a4);
15    add3_ge5 A5 (w5,a5);
16    add3_ge5 A6 (w6,a6);
17    add3_ge5 A7 (w7,a7);
18    add3_ge5 A8 (w8,a8);
19    add3_ge5 A9 (w9,a9);
20    add3_ge5 A10 (w10,a10);
21    add3_ge5 A11 (w11,a11);
22    add3_ge5 A12 (w12,a12);
23
24    // wire the tree of add3 modules together
25    assign w1 = {1'b0, B[9:7]}; // w_n is the input port to module a_n
26    assign w2 = {a1[2:0], B[6]};
27    assign w3 = {a2[2:0], B[5]};
28    assign w4 = {1'b0, a1[3], a2[3], a3[3]};
29    assign w5 = {a3[2:0], B[4]};
30    assign w6 = {a4[2:0], a5[3]};
31    assign w7 = {a5[2:0], B[3]};
32    assign w8 = {a6[2:0], a7[3]};
33    assign w9 = {a7[2:0], B[2]};
34    assign w10 = {1'b0, a4[3], a6[3], a8[3]};
35    assign w11 = {a8[2:0], a9[3]};
36    assign w12 = {a9[2:0], B[1]};
37
38    // connect up to four BCD digit outputs
39    assign BCD_0 = {a12[2:0], B[0]};
40    assign BCD_1 = {a11[2:0], a12[3]};
41    assign BCD_2 = {a10[2:0], a11[3]};
42    assign BCD_3 = {3'b0, a10[3]};
43
44 endmodule
45
46

```

```

1 module ex4_top (
2     SW, //input switches
3     HEX0, HEX1, HEX2 // Hex output on 7 segment display
4 );
5     input [9:0] SW; // declare input/output ports
6     wire [3:0] BCD0;
7     wire [3:0] BCD1;
8     wire [3:0] BCD2;
9     wire [3:0] BCD3;
10    output [6:0] HEX0;
11    output [6:0] HEX1;
12    output [6:0] HEX2;
13
14    bin2bcd_10 (SW, BCD0, BCD1, BCD2, BCD3);
15    hex_to_7seg SEG0 (HEX0, BCD0);
16    hex_to_7seg SEG1 (HEX1, BCD1);
17    hex_to_7seg SEG2 (HEX2, BCD2);
18    hex_to_7seg SEG3 (HEX3, BCD3);
19
20 endmodule

```

Experiment 5

17 November 2017 10:43


Any circuit in Verilog can be tested using the built in ModelSim program. We created an 8 bit counter using the code below

```
1 |timescale 1ns/100ps // unit time is 1ns, resolution 100ps
2 |//Design Name: Counter_8
3 |//Function : an 8 bit counter synchronous counter with enable input
4 |
5 |
6 |module counter_8(
7 |    clock, //clock input
8 |    enable, //high enable counting
9 |    count //count value
10 |);
11 |
12 |// Declare ports
13 |
14 |parameter BIT_SZ = 8;
15 |input clock;
16 |input enable;
17 |output [BIT_SZ-1 : 0] count;
18 |
19 |//count need to be declared as reg
20 |reg [BIT_SZ-1:0] count;
21 |
22 |// always initialise storage elements such as D-FF
23 |initial count = 0;
24 |
25 |//Main body of the module
26 |always @ (posedge clock)
27 |    if (enable == 1'b1)
28 |        count <= count + 1'b1;
29 |
30 |endmodule
31 |
```

We tested the counter with model sim by inputting the following commands into the transcript pane


```
V$IM 4> add wave clock enable
V$IM 5> add wave -hexadecimal
# Missing signal name or pattern.
V$IM 6> add wave -hexadecimal count
V$IM 7> force enable 1
V$IM 8> run 100ns
V$IM 9> force clock 0 0, 1 10ns -repeat 20ns
V$IM 10> force enable 1
V$IM 11> run 100ns
V$IM 12> force enable 0
V$IM 13> run 100ns
V$IM 14> force enable 1
V$IM 15> run 100ns
V$IM 16> force enable d
```

Made error in command (run for 100ns without specifying the clock) that is why it is constantly low for first 100ns



Instead of typing out the commands into the transcript pane every time the simulation needs to be run a testbench file can be created which can be run with a single command. The contents are as follow:

```
C:\part_2\simulation\modelsim\tb_counter.do - Default
Ln#
1 add wave clock enable
2 add wave -hexadecimal count
3 force clock 0 0, 1 10ns -repeat 20ns
4 force enable 1
5 run 100ns
6 force enable 0
7 run 100ns
8 force enable 1
9 run 100ns
```




Experiment 6


Friday, November 24, 2017 11:35 AM

The counter is now changed to 6 bits, has a reset and an enable. To test it we connected it to the binary to bcd module, which is then x

connected to 5 hex digit displays.



The enable and reset can be implemented using multiplexers



```
1 |timescale 1ns/100ps // unit time is 1ns, resolution 100ps
2 //Design Name: Counter_8
3 //Function : an 8 bit Counter synchronous counter with enable input
4
5
6 module counter_16(
7     clock, //clock input
8     enable, //high enable counting
9     count, //count value
10    reset
11);
12
13 // Declare ports
14
15 parameter BIT_SZ = 16;
16 input clock;
17 input enable;
18 input reset;
19 output [BIT_SZ-1 : 0] count;
20
21 //count need to be declared as reg
22
23 reg [BIT_SZ-1:0] count;
24
25 // always initialise storage elements such as D-FF
26 initial count = 0;
27
28 //Main body of the module
29 always @(posedge clock) begin
30     if(enable == 1'b1)
31         count <= count + 1'b1;
32     if(reset == 1)
33         count <= 0;
34 end
35 endmodule
```

To make Quartus aware of the clock frequency the clock is mapped to we have to specify the clock in the file ex6_top.sdc using the following line:

```
create_clock -name "CLOCK_50" -period 20.000ns [get_ports {CLOCK_50}]
```

.sdc files are Synopsis Delay Constraint files which are used by CAD tools such as the TimeQuest Timing Analyzer

Slow 1100mV 85C Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note
1	444.64 MHz	444.64 MHz	CLOCK_50	

Slow 1100mV 0C Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note
1	422.12 MHz	422.12 MHz	CLOCK_50	

Input Transition Times				
	Pin	I/O Standard	10-90 Rise Time	90-10 Fall Time
1	CLOCK_50	3.3-V LVTTTL	2640 ps	2640 ps
2	KEY[1]	3.3-V LVTTTL	2640 ps	2640 ps
3	KEY[0]	3.3-V LVTTTL	2640 ps	2640 ps


The maximum predicted frequency for our circuit is 444 MHz at 85 degrees Celsius and 422 MHz at 0 degrees Celsius. Although we would expect an increase in temperature to decrease the maximum frequency – it is the opposite. Because the circuit is relatively small the increase in resistance that causes routing delays is compensated by the decrease in the delay of the transistors.

Other timing data such as setup, hold times or minimum pulse width summary are included in the timing analyzer

Analysis & Synthesis Resource Usage Summary		
	Resource	Usage
1	Estimate of Logic utilization (ALMs needed)	98
2		
3	Combinational ALUT usage for logic	182
1	-- 7 input functions	0
2	-- 6 input functions	14
3	-- 5 input functions	1
4	-- 4 input functions	145
5	-- <=3 input functions	22
4		
5	Dedicated logic registers	16
6		
7	I/O pins	38
8		
9	Total DSP Blocks	0
10		
11	Maximum fan-out node	KEY[1]-input
12	Maximum fan-out	17
13	Total fan-out	853
14	Average fan-out	3.11

Test Yourself:

The counter is now enabled by a tick pulse provided by the clktick module



Initially instead of passing a tick every 50,000 cycles of the clock into the enable, we passed a clock with a frequency divided by 50,000. That didn't work because the counter still had the same clock and enable was on 50% of the time. By doing so we have essentially divided the frequency of the count by 2 and not by 50 000 as intended.

We overcame the problem by writing a new tick module, which generate a tick for 1 clock cycle every 50 000 cycles of the initial clock. As this tick was ANDed with key[0] and passed into the counter it allowed the count to be increased only once every 50 000 cycles.

```

1 module clktick (
2     clk,
3     enable,
4     N,
5     tick
6 );
7
8 parameter N_BIT = 16;
9 //input ports
10 input clk;
11 input enable;
12 input [N_BIT-1:0] N;
13
14 //output ports
15 output tick;
16
17 //output prts data types
18 reg [N_BIT-1:0] count;
19 reg tick;
20
21 initial tick = 1'b0;
22
23 always @ (posedge clk)
24 if (enable == 1'b1)
25 if (count == 0) begin
26     tick <= 1'b1;
27     count <= N;
28 end
29 else begin
30     tick <= 1'b0;
31     count <= count - 1'b1;
32 end
33 endmodule

```

```

1 module ex6_top (
2     CLOCK_50,
3     KEY,
4     HEX0, HEX1, HEX2, HEX3, HEX4
5 );
6
7 input [1:0] KEY;
8 input CLOCK_50;
9 output [6:0] HEX0;
10 output [6:0] HEX1;
11 output [6:0] HEX2;
12 output [6:0] HEX3;
13 output [6:0] HEX4;
14 wire [15:0] WIRE1;
15 wire [3:0] WIRE2;
16 wire [3:0] WIRE3;
17 wire [3:0] WIRE4;
18 wire [3:0] WIRE5;
19 wire [3:0] WIRE6;
20 wire TICK;
21
22 reg delay;
23 reg clobber;
24 reg enable;
25
26 clktick CLKTICK0(CLOCK_50, 1, 16'd50000, TICK);
27 counter_16 COUNT0(CLOCK_50, TICK & ~KEY[0], WIRE1, ~KEY[1]);
28 bin2bcd_16 BIN(WIRE1, WIRE2, WIRE3, WIRE4, WIRE5, WIRE6);
29 hex_to_7seg SEG0(HEX0, WIRE2);
30 hex_to_7seg SEG1(HEX1, WIRE3);
31 hex_to_7seg SEG2(HEX2, WIRE4);
32 hex_to_7seg SEG3(HEX3, WIRE5);
33 hex_to_7seg SEG4(HEX4, WIRE6);
34 endmodule

```

Experiment 7

Wednesday, November 29, 2017 2:56 PM

We used linear feedback shift registers to implement a PRBS of the polynomial $1+X+X^7$. This polynomial implies that the input into the first shift register is the 6th and 0th bit XORed.

```
module ex7_top(  
    data_out,  
    KEY,  
    HEX0, HEX1  
);  
  
    output [6:0] data_out;  
    input [3:0] KEY;  
    output [6:0] HEX0;  
    output [6:0] HEX1;  
  
    reg [6:0] sreg;  
  
    initial sreg = 7'b1;  
  
    always @ (posedge KEY[3])  
        sreg <= {sreg[5:0], sreg[6] ^ sreg[2]};  
  
    assign data_out = sreg;  
  
    hex_to_7seg SEG0 (HEX0, sreg[3:0]);  
    hex_to_7seg SEG1 (HEX1, sreg[6:4]);  
  
endmodule
```

Output:


Expected binary	Expected hex	Result hex
1	1	1
11	3	3
111	7	7
1111	0F	0F
11111	1F	1F
111111	3F	3F
1111111	7F	7F
1111110	7E	7E
1111101	7D	7D
1111010	7A	7A
1110101	75	75
1101010	6A	6A
1010101	55	55

Experiment 8&9

Thursday, December 14, 2017 8:55 PM

SPEC:

1. The circuit is triggered by pressing KEY[3]
2. The 10 LEDs will start turning on from left to right at 0.5 second interval until they are all ON
3. The circuit then waits for a random period of time between 0.25 and 16 seconds before turning all LEDs OFF
4. The random value generated by lfsr is to be shown on the 7-segment displays



The tick_ms and tick_hs were generating using the previously defined clktick module. There is a mistake in the specification, because tick_hs is meant to tick every 0.5s, to achieve that the 2Hz is required, which should be the division of the clock by 50,000 followed by 500 and not 2500 as specified.

```

1 module fsm(
2     clock,
3     tick,
4     trigger,
5     time_out,
6     en_lfsr,
7     start_delay,
8     ledr
9 );
10
11 input clock;
12 input tick;
13 input trigger;
14 input time_out;
15 output en_lfsr;
16 output start_delay;
17 output [9:0]ledr;
18
19 reg [3:0]state;
20 reg start_delay;
21 reg [9:0]ledr;
22 reg en_lfsr;
23
24 parameter IDLE = 4'b1010;
25 parameter LED9 = 4'b1001;
26 parameter LED8 = 4'b1000;
27 parameter LED7 = 4'b0111;
28 parameter LED6 = 4'b0110;
29 parameter LED5 = 4'b0101;
30 parameter LED4 = 4'b0100;
31 parameter LED3 = 4'b0011;
32 parameter LED2 = 4'b0010;
33 parameter LED1 = 4'b0001;
34 parameter LED0 = 4'b0000;
35 parameter DELAY = 4'b1011;
36
37 initial state = IDLE;
38 initial en_lfsr = 1'b0;
39 initial start_delay = 0;
40 //initial ledr = 10'b0;
41
42 //states
43 always @ (posedge clock) begin
44     case (state)
45         IDLE : if(trigger==1'b1)
46             state <= LED9;
47
48         LED9 : if(tick==1'b1)
49             state <= LED8;
50
51         LED8 : if(tick==1'b1)
52             state <= LED7;
53
54         LED7 : if(tick==1'b1)
55             state <= LED6;
56
57         LED6 : if(tick==1'b1)
58             state <= LED5;
59
60         LED5 : if(tick==1'b1)
61             state <= LED4;
62
63         LED4 : if(tick==1'b1)
64             state <= LED3;
65
66         LED3 : if(tick==1'b1)
67             state <= LED2;
68
69         LED2 : if(tick==1'b1)
70             state <= LED1;
71
72         LED1 : if(tick==1'b1)
73             state <= LED0;
74
75         LED0 : if(tick==1'b1)
76             state <= DELAY;
77
78         DELAY : if(time_out==1'b1)
79             state <= IDLE;
80         default: ; //do nothing
81     endcase
82 end
83
84 //output
85 always @(*) begin
86     case(state)
87         IDLE: begin
88             en_lfsr<=1'b1;
89             start_delay<=1'b0;
90             ledr<=10'b0;
91         end
92         LED9: begin
93             en_lfsr<=1'b0;
94             start_delay<=1'b0;
95             ledr<=10'b100000000;
96         end
97         LED8 : begin
98             en_lfsr<=1'b0;
99             start_delay<=1'b0;
100             ledr<=10'b110000000;
101         end
102         LED7: begin
103             en_lfsr<=1'b0;
104             start_delay<=1'b0;
105             ledr<=10'b111000000;
106         end
107         LED6: begin
108             en_lfsr<=1'b0;
109             start_delay<=1'b0;
110             ledr<=10'b111100000;
111         end
112         LED5: begin
113             en_lfsr<=1'b0;
114             start_delay<=1'b0;
115             ledr<=10'b111110000;
116         end
117         LED4: begin
118             en_lfsr<=1'b0;
119             start_delay<=1'b0;
120             ledr<=10'b111111000;
121         end
122         LED3: begin
123             en_lfsr<=1'b0;
124             start_delay<=1'b0;
125             ledr<=10'b111111100;
126         end
127         LED2: begin
128             en_lfsr<=1'b0;
129             start_delay<=1'b0;
130             ledr<=10'b111111110;
131         end
132         LED1: begin
133             en_lfsr<=1'b0;
134             start_delay<=1'b0;
135             ledr<=10'b111111111;
136         end
137         LED0: begin
138             en_lfsr<=1'b0;
139             start_delay<=1'b0;
140             ledr<=10'b111111111;
141         end
142     end
143 end

```

The FSM has a few signals to control. First of all to comply with the first part of the spec it needs to take in a trigger signal and if that is high change from the first IDLE state to counting the LEDs. Once that is done, it goes in order through states LED9-1 ensuring a transition happens only at tick (0.5s apart). Once it goes to the LED state it goes into a DELAY state. Once the delay is finished it goes back to the IDLE state.

The 3rd block of code defines the changes that need to happen when a change of state occurs. Firstly, en_fslr should only go high if the FSM is in the IDLE state, secondly, the start_delay should be high only when the FSM is in the delay state. Lastly, each LED state should make the correct LEDs light up.

```

139 LED0: begin
140     en_lfsr<=1'b0;
141     start_delay<=1'b0;
142     ledr<=10'b111111111;
143 end
144 DELAY: begin
145     en_lfsr<=1'b0;
146     start_delay<=1'b1;
147     ledr<=10'b111111111;
148 end
149 default: ;
150 endcase
151 end
152
153 endmodule
154

```

The lfsr14 (Linear Feedback Shift Register) module generates a pseudo random 14 bit number between 250 and 16000 corresponding to 0.25s and 16s. To do this we force any number less than 250 to 250 and larger than 16000 increasing the probability of these numbers to occur but complying with the spec.

```

1 module lfsr14(
2     enable, clock, data_out
3 );
4
5     input clock;
6     input enable;
7     output [13:0] data_out;
8
9     reg[13:0] sreg;
10
11     initial sreg = 14'b1;
12
13     always @ (posedge clock)
14     begin
15         if(enable==1)
16             sreg <= {sreg[13:0], sreg[0]^sreg[7]^sreg[9]^sreg[13]};
17         if(sreg<16'd250)
18             sreg <= 16'd250;
19         if(sreg>16'd16000)
20             sreg <= 16'd16000;
21     end
22     assign data_out = sreg;
23
24 endmodule
25

```

The delay module is responsible for carrying out the delay only when the trigger (start_delay) signal is sent from the FSM. When the trigger pulse comes in the delay goes into a 'lock' mode, which sets the count to the number from the lfsr and starts counting down. It sets time_out to 1 when it is done and unlocks itself. When the FSM receives the time_out signal it turns all LEDs off.

```

1  module delay(
2      N,
3      clock,
4      trigger,
5      time_out
6  );
7
8      input [13:0]N;
9      input clock;
10     input trigger;
11     output time_out;
12
13     reg time_out;
14     reg lock;
15     reg [13:0]count;
16
17     initial time_out = 0;
18     initial lock = 0;
19     initial count = 14'b0;
20
21     always @ (posedge clock) begin
22         time_out<=0;
23         if(trigger == 1'b1 && lock == 0)begin
24             lock<=1;
25             count<=N;
26         end
27         if (lock == 1)
28             count<=count-1;
29         if (count == 0 && lock == 1)begin
30             lock<=0;
31             time_out<=1;
32         end
33     end
34 endmodule
35
36

```

Experiment 9 requires us to measure the reactions time once all of the light have turned off. The following fsm is implemented

```

1  module reactions(clock, time_out, react, key);
2      input clock, time_out, key;
3      output[13:0] react;
4      reg[1:0] state;
5      initial state <= 0;
6      reg[15:0] count;
7      initial count = 0;
8
9      always @ (posedge clock)
10         case (state)
11         2'b00: if (time_out == 1) begin state <= 2'b01;
12             count <=0; end
13         2'b01: if (key == 1) state <= 2'b10;
14             else count <= count + 1;
15         2'b10: if (time_out == 0) state <= 2'b00;
16         endcase
17
18         assign react = count;
19     endmodule

```

The whole project is linked together in the following manner:

```

1  module ex8_top(
2      CLOCK_50,
3      KEY,
4      HEX0,
5      HEX1,
6      HEX2,
7      HEX3,
8      HEX4,
9      LEDR
10 );
11
12     input  CLOCK_50;
13     input  [3:0]KEY;
14
15     output [6:0]HEX0;
16     output [6:0]HEX1;
17     output [6:0]HEX2;
18     output [6:0]HEX3;
19     output [6:0]HEX4;
20     output [9:0]LEDR;
21
22     wire tick_ms;
23     wire tick_hs;
24     wire en_lfsr;
25     wire time_out;
26     wire start_delay;
27     wire [3:0]BCD_0, BCD_1, BCD_2, BCD_3, BCD_4;
28     wire [15:0]react;
29     wire [13:0]prbs;
30
31     clktick div2500(CLOCK_50,tick_ms,12'd500, tick_hs);
32     clktick div50000(CLOCK_50,1,16'd50000,tick_ms);
33     fsm FSM0(tick_ms,tick_hs,~KEY[3],time_out,en_lfsr,start_delay,LEDR[9:0]);
34     lfsr14 LFSR14(en_lfsr, tick_ms, prbs[13:0],);
35     delay DELAY0(prbs[13:0],tick_ms,start_delay,time_out);
36     reactions REACTION0(CLOCK_50, time_out, react, ~KEY[0]);
37     bin2bcd16 B2BCD0(react,BCD_0, BCD_1, BCD_2, BCD_3, BCD_4);
38
39     hex_to_7seg HEX_0(HEX0,BCD_0);
40     hex_to_7seg HEX_1(HEX1,BCD_1);
41     hex_to_7seg HEX_2(HEX2,BCD_2);
42     hex_to_7seg HEX_3(HEX3,BCD_3);
43     hex_to_7seg HEX_4(HEX4,BCD_4);
44
45 endmodule

```

Experiment 10

Friday, December 1, 2017 9:03 AM

TABLE 3-1: PIN FUNCTION TABLE

PDIP, MSOP, SOIC	DFN	Symbol	Description
1	1	V_{DD}	Supply Voltage Input (2.7V to 5.5V)
2	2	CS	Chip Select Input
3	3	SCK	Serial Clock Input
4	4	SDI	Serial Data Input
5	5	\overline{LDAC}	DAC Output Synchronization Input. This pin is used to transfer the input register (DAC settings) to the output register (V_{OUT})
6	6	V_{REF}	Voltage Reference Input
7	7	V_{SS}	Ground reference point for all circuitry on the device
8	8	V_{OUT}	DAC Analog Output
—	9	EP	Exposed Thermal Pad. This pad must be connected to V_{SS} in application

The communication with the DAC is unidirectional, so only write commands are allowed. The CS pin has to be low for the duration of the write. The first 4 bits loaded are configuration bits and the next 12 are data. Any bits after that are ignored.

REGISTER 5-2: WRITE COMMAND REGISTER FOR MCP4911 (10-BIT DAC)

W-x	W-x	W-x	W-0	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
0	BUF	\overline{GA}	\overline{SHDN}	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	x	x	x
bit 15																bit 0

REGISTER 5-3: WRITE COMMAND REGISTER FOR MCP4901 (8-BIT DAC)

W-x	W-x	W-x	W-0	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
0	BUF	\overline{GA}	\overline{SHDN}	D7	D6	D5	D4	D3	D2	D1	D0	x	x	x	x	x
bit 15																bit 0

Where:

- bit 15 0 = Write to DAC register
1 = Ignore this command
- bit 14 **BUF**: V_{REF} Input Buffer Control bit
1 = Buffered
0 = Unbuffered
- bit 13 **\overline{GA}** : Output Gain Selection bit
1 = $1x$ ($V_{OUT} = V_{REF} \cdot D/4096$)
0 = $2x$ ($V_{OUT} = 2 \cdot V_{REF} \cdot D/4096$)
- bit 12 **\overline{SHDN}** : Output Shutdown Control bit
1 = Active mode operation. V_{OUT} is available.
0 = Shutdown the device. Analog output is not available. V_{OUT} pin is connected to 500 k Ω (typical).
- bit 11-0 **D11:D0**: DAC Input Data bits. Bit x is ignored.

Legend			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

Since our DAC is 10 bit the last 2 bits in the sequence aren't loaded





FIGURE 5-2: Write Command for MCP4911 (10-bit DAC). Note: X are don't care bits.

When LDAC is low the contents of the input registers are transferred into the DAC register. The two are separated, because the contents of the DAC register are converted asynchronously and the result would glitch when the digital value is loaded

Block Diagram



AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 2.7V \sim 5.5V$, $T_A = -40$ to $+125^{\circ}C$. Typical values are at $+25^{\circ}C$.

Parameters	Sym	Min	Typ	Max	Units	Conditions
Schmitt Trigger High Level Input Voltage (All digital input pins)	V_{IH}	$0.7 V_{DD}$	—	—	V	
Schmitt Trigger Low Level Input Voltage (All digital input pins)	V_{IL}	—	—	$0.2 V_{DD}$	V	
Hysteresis of Schmitt Trigger Inputs	V_{HYS}	—	$0.05 V_{DD}$	—		
Input Leakage Current	$I_{LEAKAGE}$	-1	—	1	μA	LDAC = CS = SDI = SCK = $V_{REF} = V_{DD}$ or V_{SS}
Digital Pin Capacitance (All inputs/outputs)	C_{IN}, C_{OUT}	—	10	—	pF	$V_{DD} = 5.0V$, $T_A = +25^{\circ}C$, $f_{CLK} = 1 MHz$ (Note 1)
Clock Frequency	f_{CLK}	—	—	20	MHz	$T_A = +25^{\circ}C$ (Note 1)
Clock High Time	t_{H}	15	—	—	ns	Note 1
Clock Low Time	t_{L}	15	—	—	ns	Note 1
CS Fall to First Rising CLK Edge	t_{CSSR}	40	—	—	ns	Applies only when CS falls with CLK high (Note 1)
Data Input Setup Time	t_{SU}	15	—	—	ns	Note 1
Data Input Hold Time	t_{HD}	10	—	—	ns	Note 1
SCK Rise to CS Rise Hold Time	t_{CHS}	15	—	—	ns	Note 1
CS High Time	t_{CH}	15	—	—	ns	Note 1
LDAC Pulse Width	t_{LD}	100	—	—	ns	Note 1
LDAC Setup Time	t_{LS}	40	—	—	ns	Note 1
SCK Idle Time before CS Fall	t_{IDLE}	40	—	—	ns	Note 1

Note 1: This parameter is ensured by design and not 100% tested.





FIGURE 1-1: SPI Input Timing Data.

0x23b = 10 0011 1011

```

1 module ex10_top (
2     CLOCK_50,
3     SW,
4     DAC_SDI, DAC_CS, DAC_SCK, DAC_LD
5 );
6     input [9:0] SW;
7     input CLOCK_50;
8     wire TICK;
9     output DAC_SDI;           // SPI serial data out
10    output DAC_CS;            // chip select - low when sending data to dac
11    output DAC_SCK;           // SPI clock, 16 cycles at half sysclk freq
12    output DAC_LD;
13
14    clktick CLKTICK0(CLOCK_50, 1, 16'd5000, TICK);
15    spi2dac SPI2DAC0(CLOCK_50, SW[9:0], TICK, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
16 endmodule

```




The spi2dac module produces exactly the same waveform as predicted above


```

1 add wave -position end sysclk
2 add wave -position end -hexadecimal data_in
3 add wave -position end load
4 add wave -position end dac_sd
5 add wave -position end dac_cs
6 add wave -position end dac_sck
7 add wave -position end dac_ld
8 force sysclk 1 0, 0 10ns -r 20ns
9 force data_in 10'h23b
10 force load 0
11 run 200ns
12 force load 1
13 run 400ns
14 force load 0
15 run 20us
16
17
18


```




The maximum voltage measured is 3.26V
 - The expected one is 3.3V



The minimum voltage measured is -29 mV
 - The expected one 0V



When the value 0x23b is given in digital one would expect the output to be:
 $0x23b/0x3FF * 3.3 = 1.84V$



The wave above shows the DACK_SCK (TP3) waveform, which is the clock driving the desing. The waveform below is DAC_SDI (TP1), which is the serial input into the DAC. Here the value 0x23b is loaded and the result is the same as predicted!

TP1 - DAC_SDI
 TP2 - DAC_CS
 TP3 - DAC_SCK
 TP4 - DAC_LD
 TP5 - pwm output

TP6

TP7



TP8 - DAC output (Analogue right)

TP9 - low pass filtered pwm output (Analogue left)


Experiment 11

Friday, December 1, 2017 10:28 AM


The green measurement corresponds to the pwm output after a lowpass filter is applied. The yellow is the dac output. As can be seen the range of both ways to convert analogue to digital is very similar.



The output of the pwm is a square waveform. By increasing the digital input the duty cycle of the waveform also increases.



The filtered periodic delta function in the frequency domain results in a single delta function (dc component)



A lowpass filter is also an averaging circuit - therefore by varying the duty cycle of the wave the average changes. A higher digital value means a higher analogue one.

A low pass filter is an avergin circuit, because taking out the high frequency compenent leaves only dc.

```

1 module ex11_top (
2     CLOCK_50,
3     SW,
4     DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT
5 );
6     input [9:0] SW;
7     input CLOCK_50;
8     wire TICK;
9     output DAC_SDI;      // SPI serial data out
10    output DAC_CS;       // chip select - low when sending data to dac
11    output DAC_SCK;      // SPI clock, 16 cycles at half sysclk freq
12    output DAC_LD;
13    output PWM_OUT;
14
15
16    clk_tick CLKTICK0(CLOCK_50, 1, 16'd5000, TICK);
17    pwm PWM0(CLOCK_50, SW, TICK, PWM_OUT);
18    spi2dac SPI2DAC0(CLOCK_50, SW[9:0], TICK, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
19
20 endmodule

```

```

1 module pwm (clk, data_in, load, pwm_out);
2
3     input clk;
4     input [9:0] data_in;
5     input load;
6     output pwm_out;
7
8     reg [9:0] d;
9     reg [9:0] count;
10    reg pwm_out;
11
12    always @ (posedge clk)
13        if (load == 1'b1) d <= data_in;
14
15
16    initial count = 10'b0;
17
18    always @ (posedge clk) begin
19        count <= count + 1'b1;
20
21        if (count > d)
22            pwm_out <= 1'b0;
23        else
24            pwm_out <= 1'b1;
25        end
26
27    endmodule
28
29

```

Experiment 12 & 13

Friday, December 1, 2017 1:14 PM


```
1 module ex12_top(  
2     SW, CLOCK_50,  
3     HEX0, HEX1, HEX2  
4 );  
5  
6     input [9:0] SW;  
7     input CLOCK_50;  
8     wire [9:0] data;  
9     output [6:0] HEX0;  
10    output [6:0] HEX1;  
11    output [6:0] HEX2;  
12  
13    ROM rom0 (SW[9:0], CLOCK_50, data);  
14  
15    hex_to_7seg SEG0 (HEX0, data[3:0]);  
16    hex_to_7seg SEG1 (HEX1, data[7:4]);  
17    hex_to_7seg SEG2 (HEX2, data[9:8]);  
18  
19 endmodule
```

The ROM holds exactly one period of a sine wave. The values were max and min at 1/4 and 3/4 way mark respectively. Halfway the value returned to the original 512. By setting the offset to 512 both the negative and positive sides of the sinewave could be represented with 3 hex digits (10 bits).

Experiment 13

Friday, December 1, 2017 2:05 PM

In this exercise we have connected a counter to the ROM instead of controlling it with switches. This caused a sine wave to be created. The frequency of the wave we have measured is 9.77Hz. Unfortunately the screenshot of the oscilloscope was deleted by mistake.



```
1 module ex13_top(  
2     SW, CLOCK_50,  
3     HEX0, HEX1, HEX2,  
4     DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT  
5 );  
6  
7     input [9:0] SW;  
8     input CLOCK_50;  
9     wire clock;  
10    wire [9:0] data;  
11    wire [9:0] count;  
12    output [6:0] HEX0;  
13    output [6:0] HEX1;  
14    output [6:0] HEX2;  
15    output DAC_SDI; // SPI serial data out  
16    output DAC_CS; // chip select - low when sending data to dac  
17    output DAC_SCK; // SPI clock, 16 cycles at half sysclk freq  
18    output DAC_LD;  
19    output PWM_OUT;  
20  
21    clkdiv clkdiv (CLOCK_50, 1, 12'd2499, clock);  
22    counter_10 counter0 (CLOCK_50, clock, count, 0);  
23    ROM rom0 (count, clock, data);  
24    pwm PWM0 (CLOCK_50, data, clock, PWM_OUT);  
25    spi2dac SPI2DAC0 (CLOCK_50, data, clock, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);  
26  
27  
28 endmodule
```

Experiment 16

Friday, November 17, 2017 11:14 AM

In order to multiply the signal by two it can be shifted twice to the left. As can be seen below we have used a << operator. In fact it would be more efficient to just use the {} concatenation operator

```
1  //-----
2  // Module name: allpass processor
3  // Function: Simply to pass input to output
4  // Creator: Peter Cheung
5  // Version: 1.1
6  // Date: 24 Jan 2014
7  //-----
8
9  module processor (sysclk, data_in, data_out);
10
11     input        sysclk;    // system clock
12     input [9:0]  data_in;   // 10-bit input data
13     output [9:0] data_out;   // 10-bit output data
14
15     wire        sysclk;
16     wire [9:0]  data_in;
17     reg [9:0]   data_out;
18     wire [9:0]  x,y;
19
20     parameter    ADC_OFFSET = 10'h181;
21     parameter    DAC_OFFSET = 10'h200;
22
23     assign x = data_in[9:0] - ADC_OFFSET;    // x is input in 2's complement
24
25     // This part should include your own processing hardware
26     // ... that takes x to produce y
27     // ... In this case, it is ALL PASS.
28     assign y = x << 2 ;
29
30     // Now clock y output with system clock
31     always @(posedge sysclk)
32         data_out <= y + DAC_OFFSET;
33
34 endmodule
35
```


Experiment 17

Wednesday, December 13, 2017 12:12 PM


In order to implement the echo a FIFO (first in first out buffer, which is just a lot of shift registers) and a pulse generation module are required. The data_valid signal is inputted into the pulse_gen in order to generate one tick at a clock edge. This is fed into the FIFO to signal a write. The output of the full output of the FIFO has to be stored in a register and ANDED with the data_valid to allow a read. Data should not be read until the FIFO is full.

```
1 //-----
2 // Module name: allpass processor
3 // Function: Simply to pass input to output
4 // Creator: Peter Cheung
5 // Version: 1.1
6 // Date: 24 Jan 2014
7 //-----
8
9 module processor (sysclk, data_in, data_out, data_valid);
10
11     input        sysclk; // system clock
12     input        data_valid; // data_valid
13     input [9:0]  data_in; // 10-bit input data
14     output [9:0] data_out; // 10-bit output data
15
16     reg q;
17
18     wire        sysclk;
19     wire [9:0]  data_in;
20     reg [9:0]   data_out;
21     wire        full, pulse, rdreq;
22     wire [9:0]  x,y, echo;
23
24     parameter    ADC_OFFSET = 10'h181;
25     parameter    DAC_OFFSET = 10'h200;
26
27     assign x = data_in[9:0] - ADC_OFFSET; // x is input in 2's complement
28
29     // This part should include your own processing hardware
30     // ... that takes x to produce y
31     // ... In this case, it is ALL PASS.
32     pulse_gen    PULSE(pulse,data_valid,sysclk);
33     fifo FIFO0 (sysclk, x, rdreq, pulse,full, echo);
34
35     always @(posedge sysclk)
36         q <= full;
37
38     assign rdreq = q & pulse;
39
40     assign y = x + {echo[9], echo[9:1]};
41
42     // Now clock y output with system clock
43     always @(posedge sysclk)
44         data_out <= y + DAC_OFFSET;
45
46 endmodule
47
```

Experiment 18

Wednesday, December 13, 2017 2:30 PM

Multiple echos are achieved by feeding the output back into the input. The echo is subtracted from the input signal in order to have negative feedback. The phase shift is not perceived by the human ear.



```
5 // Version: 1.1
6 // Date: 24 Jan 2014
7 // -----
8
9 module processor (sysclk, data_in, data_out, data_valid);
10
11     input        sysclk;    // system clock
12     input        data_valid; // data_valid
13     input [9:0]  data_in;   // 10-bit input data
14     output [9:0] data_out;   // 10-bit output data
15
16     reg q;
17
18     wire sysclk;
19     wire [9:0] data_in;
20     reg [9:0] data_out;
21     wire full, pulse, rdreq;
22     wire [9:0] x,y, echo;
23
24     parameter ADC_OFFSET = 10'h181;
25     parameter DAC_OFFSET = 10'h200;
26
27     assign x = data_in[9:0] - ADC_OFFSET; // x is input in 2's complement
28
29     // This part should include your own processing hardware
30     // ... that takes x to produce y
31     // ... In this case, it is ALL PASS.
32     pulse_gen PULSE(pulse,data_valid,sysclk);
33     fifo FIFO0 (sysclk, y, rdreq, pulse,full, echo);
34
35     always @(posedge sysclk)
36         q <= full;
37
38     assign rdreq = q & pulse;
39
40     assign y = x - {echo[9], echo[9:1]};
41
42     // Now clock y output with system clock
43     always @(posedge sysclk)
44         data_out <= y + DAC_OFFSET;
45
46 endmodule
47
```