
17 November 2017

FPGA (Field Programmable Gate Array) is a programmable logic device that allows one to implement a wide range of digital circuits. An FPGA consists of:

- Logic Blocks
- Routing Resources
- I/O Pad




Finding the simplified Boolean for Out4

O4= /l3*/i2*/l1/l0+/l3*/l2**l1*l0+/l3*l2*/l1*/l1+/l3*l2*/l1*l0+/l3*l2*l1*l0+l3*/l2*/l1*l0
K-Mao


1312\1110	00	01	11	10
00	_	1 /	1	
01	(í		1	
11				
10		1		

This gives a simplified version O4=/I3*I0+/I3*I2*/I1+/I2*/I1*I0



This is a schematic for Out4 for the seven seg display


0°C



Some values are missing in the table because those combinations never occur in our design.

RR- rise rise RF -rise fall FR - fall rise FF - fall fall

80°C



This table shows input to output propagation delay. For example RF corresponds to a rise in the input causing a fall in the output. The higher the temperature the longer the propagation delay. This is because at higher temperatures there is more resistance.

Some combinations are missing because they never occur in our circuit design. For example the rise of sw[0] (the switch going high) never causes the 2nd bar to go high on the 7seg display.

Eleve Common	
Flow Summary	
Flow Status	Successful - Fri Nov 17 10:15:50 2017
Quartus Prime Version	16.0.0 Build 211 04/27/2016 SJ Standard Edition
Revision Name	ex1_top
Top-level Entity Name	ex1_top
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	4 / 32,070 (< 1 %)
Total registers	0
Total pins	11 / 457 (2 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0/6(0%)
Total DLLs	0/4(0%)

Compilation Report for 7 seg display. This shows that in our design we have only used 4/32,070 ALMs.

Exppeiment 2

Friday, November 17, 2017 10:54 AM

```
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] set_location_assignment PIN_AF28 -to HEX0[4]
```

The pin assignments can be done by editing the qsf file in the following format. The top line specifies the voltage standard and the second the physical pin location

```
module hex_to_7seg (out,in);

output [6:0] out; //low-active ouput input[3:0] in; //4-bit binary input

reg [6:0] out; // make out a variable

always @ (*)

case (in)

4 'h0: out = 7'b1000000;

4 'h1: out = 7'b1111001;

4 'h2: out = 7'b0110000;

4 'h3: out = 7'b0110000;

4 'h4: out = 7'b0010010;

4 'h5: out = 7'b0010010;

4 'h6: out = 7'b000010;

4 'h7: out = 7'b1111000;

4 'h8: out = 7'b0000010;

4 'h8: out = 7'b000000;

4 'h9: out = 7'b001000;

4 'h9: out = 7'b001000;

4 'h6: out = 7'b000011;

4 'hc: out = 7'b000011;

4 'hc: out = 7'b1000110;

4 'hc: out = 7'b000011;

4 'hc: out = 7'b0000110;

4 'hf: out = 7'b0000110;

endcase
endmodule
```

The code for the 7 seg. Originally got two errors because we forgot semicolon after reg[6:0] out and input[3;0] in

Originally had errors because we forgot to put semicolons at the end of line 6 and 4.

This is the top-level specification for the 7 seg. Note: SEG0 just specifies the instance of the module. If it wasn't there Quartus would randomly assign it one.


Friday, November 17, 2017 11:30 AM

To make the 10 bit to 7 seg display we had to add two more hex outputs. Since the first 4 bits correspond to the first digit of hex and bits 4 to 7 bit correspond to the second digit of hex. The last two corespond to the last digit of hex. The two MSBs will automatically be set to zero.

Had to change the names of the instances.

In the file ex3_top.qsf it has the pin assignment for HEX1 and HEX2 already defined .

Friday, November 17, 2017 11:45 AM



The diagram for the 10 bit binary to binary coded decimal. The blocks show where the add 3 happens. And the arrows show the sifting $\,$


17 November 2017 10:43

Any circuit in Verilog can be tested using the built in ModelSim program. We created an 8 bit counter using the code below

We tested the counter with model sim by inputting the following commands into the transcript pane

```
VSIM 4> add wave clock enable
VSIM 5> add wave -hexadecimal
# Missing signal name or pattern.
VSIM 6> add wave -hexadecimal count
VSIM 7> force enable 1
VSIM 8> run 100ns
VSIM 9> force clock 0 0, 1 10ns -repeat 20ns
VSIM 10> run 100ns
VSIM 10> run 100ns
VSIM 12> force enable 1
VSIM 12> force enable 0
VSIM 14> run 100ns
VSIM 14> force enable 0
VSIM 15> run 100ns
VSIM 15> run 100ns
VSIM 15> run 100ns
VSIM 15> force enable 0
VSIM 16> force enable 0
```

Made error in command (run for 100ns without specifying the clock) that is why it is constantly low for first 100ns



Instead of typing out the commands into the transcript pane every time the simulation needs to be run a testbench file can be created which can be run with a single command. The contents are as follow:







Friday, November 24, 2017 11:35 AM

The counter is now changed to 6 bits, has a reset and an enable. To testit we connected it to the binary to bcd module, which is thenx`x

connected to 5 hex digit displays.



The enable and reset can be implemented using multiplexers



To make Quartus aware of the clock frequency the clock is mapped to we have to specify the clock in the file ex6_top.sdc using the following line:

 $create_clock \text{-name "CLOCK_50" -peroid 20.000ns [get_ports \{CLOCK_50\}]}$

.sdc files are Synopsis Delay Constraint files which are used by CAD tools such as the TimeQuest Timing Analyzer

Slow	low 1100mV 85C Model Fmax Summary							
	Fmax	Restricted Fmax	Clock Name	Note				
1	444.64 MHz	444.64 MHz	CLOCK_50					

	Fmax	Restricted Fr	Restricted Fmax Clock Name			
1	422.12 MHz	422.12 MHz		CLOCK_50		
npi	ut Transition T	1000000				
npi	Pin	WO Standard	1	0-90 Rise Time	90-10	Fall Time
Inpi	CONTRACTOR OF THE PARTY OF THE	1000000	2640		90-10 2640 ps	Fall Time
	Pin	VO Standard) ps		Fall Time


The maximum predicted frequency for our circuit is 444 MHz at 85 degrees Celsius and 422 MHz at 0 degrees Celsius. Although we would expect an increase in temperature to decrease the maximum frequency – it is the opposite. Because the circuit is relatively small the increase in resistance that causes routing delays is compensated by the decrease in the delay of the transistors.

Other timing data such as setup, hold times or minimum pulse width summary are included in the timing analyzer

	Resource	Usage
	Estimate of Logic utilization (ALMs needed)	98
	■ Combinational ALUT usage for logic	182
	7 input functions	0
	6 input functions	14
	5 input functions	1
	4 input functions	145
	<=3 input functions	22
	Dedicated logic registers	16
	VO pins	38
	Total DSP Blocks	0
0		
1	Maximum fan-out node	KEY[1]~input
2	Maximum fan-out	17
3	Total fan-out	853
4	Average fan-out	3.11

Test Yourself:

The counter is now enabled by a tick pulse provided by the clktick module



Initially instead of passing a tick every 50,000 cycles of the clock into the enable, we passed a clock with a frequency divided by 50,000. That didn't work because the counter still had the same clock and enable was on 50% of the time. By doing so we have essentially divided the frequency of the count by 2 and not by 50 000 as intended.

We overcame the problem by writing a new tick module, which generate a tick for 1 clock cycle every 50 000 cycles of the initial clock. As this tick was ANDed with key[0] and passed into the counter it allowed the count to be increased only once every 50 000 cycles.

2:56 PM

We used linear feeback shift registers to implement a PRBS of the polynomial 1+X+X^7. This polynomial implies that the input into the first shift register is the 6th and 0th bit XORed.

```
module ex7_top(
    data_out,
    KEY,
    HEXO, HEX1
);

    output [6:0] data_out;
    input [3:0] KEY;
    output[6:0] HEXO;
    output[6:0] HEX1;

    reg[6:0] sreg;

    initial sreg = 7'b1;

    always @ (posedge KEY[3])
        sreg <= {sreg[5:0], sreg[6] ^ sreg[2]};

    assign data_out = sreg;

    hex_to_7seg SEGO (HEXO, sreg[3:0]);
    hex_to_7seg SEGI (HEX1, sreg[6:4]);

endmodule</pre>
```

Output:


Expected binary	Expected hex	Result hex
1	1	1
11	3	3
111	7	7
1111	0F	OF
11111	1F	1F
111111	3F	3F
1111111	7F	7F
1111110	7E	7E
1111101	7D	7D
1111010	7A	7A
1110101	75	75
1101010	6A	6A
1010101	55	55

Experiment 8&9

Thursday, December 14, 2017 8:55 PM

SPEC:

- 1. The circuit is triggered by pressing KEY[3]
- 2. The 10 LEDs will start turning on from left to right at 0.5 second interval until they are all ON
- 3. The circuit then waits for a random period of time between 0.25 and 16 seconds before turning all LEDs OFF
- 4. The random value generated by Ifsr is to be shown on the 7-segment displays



The tick_ms and tick_hs were generating using the previously defined clktick module. There is a mistake in the specification, because tick_hs is meant to tick every 0.5s, to achieve that the 2Hz is required, which should be the division of the clock by 50,000 followed by 500 and not 2500 as specified.

```
/states
        □module fsm(
                                                                      ⊟always @
                                                                                      (posedge clock) begin
          clock,
                                                                                         (state)
DLE : if(trigger==1'b1)
                                                                                                                            88
                                                              44
 3
          tick,
                                                               45
                                                                                      IDLE :
 456789
          trigger
                                                              46
47
                                                                                                 state <= LED9:
                                                                                                                             91
          time_out,
en_lfsr,
                                                                                                                            92
93
94
95
                                                                                      LED9 : if(tick==1'b1)
                                                              48
49
50
51
52
53
54
55
56
57
58
60
                                                                                                                                  begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1000000000;
          start_délay,
                                                                                                 state <= LED8;
           ledr
                                                                                                                            96
97
98
99
                                                                                      LED8 : if(tick==1'b1)
10
                                                                                                 state <= LED7;
                                                                                                                                                   end
                                                                                                                                          LED8 : begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1100000000;
                                                                                                                                  \vdash
11
12
           input clock;
                                                                                                                           100
101
                                                                                      LED7 : if(tick==1'b1)
           input tick;
                                                                                                 state <= LED6;
13
                                                                                                                           102
           input trigger;
                                                                                                                                          LED7: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b11100000000;
                                                                                                                           103
14
           input time_out;
                                                                                      LED6 : if(tick==1'b1)
                                                                                                                                  ₽
          output en_lfsr;
output start_delay;
output [9:0]ledr;
15
                                                                                                 state <= LED5;
16
17
                                                                                                                           106
                                                                                      LED5 : if(tick==1'b1)
                                                                                                                                          end
LED6: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111000000;
18
                                                                                                                                  61
62
                                                                                                 state <= LED4;
                                                                                                                           109
110
19
          reg [3:0]state;
                  start_delay;
[9:0]ledr;
en_lfsr;
                                                              63
64
65
66
20
21
22
23
24
25
26
27
28
29
                                                                                      LED4 : if(tick==1'b1)
          reg
                                                                                                 state <= LED3;
          reg
                                                                                                                           113
                                                                                                                                                   end
                                                                                                                                          LED5: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111100000;
          reg
                                                                                                                           114
                                                                                                                                  115
116
117
                                                                                      LED3 : if(tick==1'b1)
                                                              67
68
                                                                                                 state <= LED2;
          parameter IDLE = 4'b1010;
          parameter
                           LED9
                                      4
                                         'b1001;
                                                                                      LED2 : if(tick==1'b1)
                                                              69
70
71
72
73
74
75
76
77
78
79
                                         'b1000;
                                                                                                                                  þ
          parameter
                                      4
                           LED8
                                                                                                                                                  en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111110000;
                                                                                                 state <= LED1;
                                                                                                                           120
121
                           LED7
                                      4
                                         'b0111;
          parameter
                                         'b0110;
          parameter
                           LED6
                                                                                      LED1 : if(tick==1'b1)
                                                                                                                           123
124
           parameter.
                                      4
                                         'b0101;
                           LED5
                                                                                                 state <= LEDO;
                                                                                                                                          LED3: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111111000;
                                                                                                                                  4'b0100;
30
          parameter
                           LED4
                                                                                                                           125
                                   = 4'b0011;
31
           parameter
                           LED3
                                                                                                 if(tick==1'b1)
                                   = 4'b0010;
32
          parameter
                           LED2
                                                                                                 state <= DELAY;
                                                                                                                           127
128
                                                                                                                                                   end
33
                                      4'b0001;
                                                                                                                                          LED2: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111111100;
           parameter
                           LED1
                                                                                                                                  þ
                           LED0 = 4'b0000
                                                                                      DFLAY: if(time out==1
34
           parameter
                                                                                                   state<=IDLE;
35
          parameter DELAY = 4'b1011;
                                                                                      default:
                                                                                                     ; //do nothing132
36
37
                                                                                                                                          redr<=10 billillillo;
end
LED1: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111111110;
                                                              81
82
           initial state = IDLE;
                                                                                                                                  38
           initial en_lfsr = 1'b0;
                                                               83
                                                                                endcase
                                                                                                                           136
           initial start_delay = 0;
//initial ledr = 10'b0;
39
                                                                                                                           137
138
                                                               84
                                                                          end
                                                                                                                                                   end
                                                                                                                                          LEDO: begin
en_lfsr<=1'b0;
start_delay<=1'b0;
ledr<=10'b1111111111;
                                                                                                                           139
                                                                                                                                  140
141
142
```

The FSM has a few signals to control. First of all to comply with the first part of the spec it needs to take in a trigger signal and if that is high chage from the first IDLE state to counting the LEDs. Once that is done, it goes in order through states LED9-1 ensuring a transition happens only at tick (0.5s apart). Once it goes to the LED state it goes into a DELAY state. Once the delay is finished it goes back to the IDLE state.

The 3rd block of code defines the changes that need to happen when a change of state occurs. Firsly, en_fslr should only go high if the FSM is in the IDLE state, secondly, the start_delay should be high only when the FSM is in the delay state. Lastly, each LED state should make the correct LEDs light up.

The lfsr14 (Linear Feedback Shift Register) module generates a pseudo random 14 bit number between 250 and 16000 corresponding to 0.25s and 16s. To do this we force any number less than 250 to 250 and larger than 16000 increasing the probability of these numbers to occur but complying with the spec.

```
⊟module lfsr14(
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
               enable, clock, data_out
        );
               input clock;
               input enable;
output [13:0] data_out;
               reg[13:0] sreg;
               initial sreg = 14'b1;
               always @ (posedge clock)
                         if(enable==1)
                         sreg <= {sreg[13:0],sreg[0]^sreg[7]^sreg[9]^sreg[13]};
if(sreg<16'd250)
    sreg <= 16'd250;
if(sreg>16'd16000)
    sreg <=16'd16000;</pre>
20
21
22
23
               end
               assign data_out = sreg;
24
25
          endmodule
```

The delay module is resposible for carrying out the delay only when the trigger (start_delay) signal is sent from the FSM. When the trigger pulse comes in the delay goes into a 'lock' mode, which sets the count to the number from the lfsr and starts counting down. It sets time_out to 1 when it is done and unlocks itself. When the FSM recieves the time_out signal it turns all LEDs off.

```
□module delay(
 123456789
         N,
clock,
         trigger,
         time_out
         input [13:0]N;
input clock;
10
         input trigger;
11
         output time_out;
12
13
         reg time_out;
reg lock;
reg [13:0]count;
14
15
16
17
         initial time_out = 0;
initial lock = 0;
initial count = 14'b0;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
       □always @ (posedge clock) begin
              time_out<=0;
       ᆸ
              if(trigger == 1'b1 && lock == 0)begin
                   lock<=1;
                  count<=N;
                   end
              if (lock == 1)
              count<=count-1;
if (count == 0 && lock == 1)begin
       ᆸ
                   Tock<=0;
                  time_out<=1;
                   end
         end
         endmodule
36
```

Experiment 9 requires us to measure the reactions time once all of the light have turned off. The following fsm is implemented

```
1
           module reactions(clock, time_out, react, key);
                input clock, time_out, key;
output[13:0] react;
reg[1:0] state;
 3
4
5
6
7
8
9
                initial state <= 0;
                reg[15:0] count;
initial count = 0;
                always @ (posedge clock)
  case (state)
  2'b00: if (time_out == 1) begin state <= 2'b01;
  count <=0; end
  2'b01: if (key == 1) state <= 2'b10;</pre>
10
        11
        12
13
14
15
                      else count <= count + 1;
2'b10: if (time_out == 0) state <= 2'b00;
16
17
                      endcase
18
                      assign react = count;
           endmodule
```

The whole project is linked together in the following manner:

TABLE 3-1: PIN FUNCTION TABLE

PDIP, MSOP, SOIC	DFN	Symbol	Description
1	1	V _{DD}	Supply Voltage Input (2.7V to 5.5V)
2	2	CS	Chip Select Input
3	3	SCK	Serial Clock Input
4	4	SDI	Serial Data Input
5	5	LDAC	DAC Output Synchronization Input. This pin is used to transfer the input register (DAC settings) to the output register (V _{OUT})
6	6	V _{REF}	Voltage Reference Input
7	7	V _{SS}	Ground reference point for all circuitry on the device
8	8	V _{OUT}	DAC Analog Output
_	9	EP	Exposed Thermal Pad. This pad must be connected to V _{SS} in application

The communication with the DAC is unidirectional, so only write commands are allowed. The CS pin has to be low for the duration of the write. The first 4 bits loaded are configuration bits and the next 12 are data. Any bits after that are ignored.

WRITE COMMAND REGISTER FOR MCP4911 (10-BIT DAC) REGISTER 5-2:

W-x	W-x	W-x	W-0	W-x											
0	BUF	GA	SHDN	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	x	x
bit 15															bit 0

REGISTER 5-3: WRITE COMMAND REGISTER FOR MCP4901 (8-BIT DAC)

W-x			W-0						W-x				W-x	W-x	W-x
0	BUF	GA	SHDN	D7	D6	D5	D4	D3	D2	D1	D0	Х	х	Х	Х
bit 15											A				bit 0

Where

0 = Write to DAC register 1 = Ignore this command bit 15

BUF: VREF Input Buffer Control bit

1 = Buffered 0 = Unbuffered

GA: Output Gain Selection bit

1 = 1x (V_{OUT} = V_{REF} * D/4096) 0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096)

SHDN: Output Shutdown Control bit

1 = Active mode operation. VouT is available.

0 = Shutdown the device. Analog output is not available. VouT pin is connected to 500 kΩ (typical).

bit 11-0 D11:D0: DAC Input Data bits. Bit x is ignored.

Legend R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR 1 = bit is set 0 = bit is cleared x = bit is unknown

Since our DAC is 10 bit the last 2 bits in the sequence aren't loaded





FIGURE 5-2: Write Command for MCP4911 (10-bit DAC). Note: X are don't care bits.

When LDAC is low the contents of the input registers are tranferred into the DAC register. The two are seperated, because the contents of the DAC register are converted asynchrounsly and the result would glitch when the digital value is loaded




AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

Parameters	Sym	Min	Тур	Max	Units	Conditions	
Schmitt Trigger High Level Input Voltage (All digital input pins)	V _{BH}	0.7 V _{DO}	ı	_	V		
Schmitt Trigger Low Level Input Voltage (All digital input pins)	V _{IL}	-	_	0.2 V _{DD}	٧		
Hysteresis of Schmitt Trigger Inputs	V _{HYS}	-	0.05 V _{DD}	_			
Input Leakage Current	LEAKAGE	-1	_	1	μА	LDAC = CS = SDI = SCK = V _{REF} = V _{DD} or V _{SS}	
Digital Pin Capacitance (All inputs/outputs)	C _{IN} , C _{OUT}	_	10	_	pF	V _{DD} = 5.0V, T _A = +25°C, f _{CLK} = 1 MHz (Note 1)	
Clock Frequency	FCLK	_	_	20	MHz	T _A = +25°C (Note 1)	
Clock High Time	ten	15	_	_	ns	Note 1	
Clock Low Time	tuo	15	_	_	ns	Note 1	
CS Fall to First Rising CLK Edge	t _{CSSR}	40	_	_	ns	Applies only when CS falls with CLK high (Note 1)	
Data Input Setup Time	tsu	15	_	_	ns	Note 1	
Data Input Hold Time	t _{HD}	10	_	_	ns	Note 1	
SCK Rise to CS Rise Hold Time	СНВ	15	_	_	ns	Note 1	
CS High Time	ССБН	15	_	_	ns	Note 1	
LDAC Pulse Width	t _{LD}	100	_	_	ns	Note 1	
LDAC Setup Time	t _{LS}	40	_	_	ns	Note 1	
SCK Idle Time before CS Fall	\$DLE.	40	_	_	ns	Note 1	


0x23b = 10 0011 1011

FIGURE 1-1: SPI Input Timing Data.



The spi2dac module produces exactly the same waveform as predicted above

```
add wave -position end sysclk
      add wave -position end -hexadecimal data_in
 3
      add wave -position end load
      add wave -position end dac sdi
 4
 5
      add wave -position end dac_cs
 6
      add wave -position end dac_sck
      add wave -position end dac_ld
      force sysclk 1 0, 0 10ns -r 20ns force data in 10'h23b
      force load 0
10
      run 200ns
11
12
      force load 1
13
      run 400ns
14
      force load 0
15
      run 20us
16
17
18
```



The maximum voltage measured is 3.26V

- The expected one is 3.3V




The minimum voltage measured is -29 mV

- The expected one OV



When the value 0x23b is given in digital one would expect the output to be: 0x23b/0x3FF*3.3 = 1.84V



The wave above shows the DACK_SCK (TP3) waveform, which is the clock driving the desing. The waveform below is DAC_SDI (TP1), which is theserial input into the DAC. Here the value 0x23b is loaded and the result is the same as predicted!

TP1 - DAC_SDI

TP2 - DAC_CS

TP3 - DAC_SCK

TP4 - DAC_LD

TP5 - pwm output


TP6 TP7


TP8 - DAC output (Analogue right)


TP9 - low pass filtered pwm output (Analogue left)

Friday, December 1, 2017 10:28 AM


The green measurment corresponds to the pwm output after a lowpass filter is applied. The yellow is the dac output. As can be seen the range of both ways to convert analogue to digital is very simmilar.







The output of the pwm is a square waveform. By increasing the digital input the duty cycle of the waveform also increases.



A lowpass filter is also an averaging circuit - therefore by varying the duty cycle of the wave the average changes. A higher digital value means a higher analouge one.

A low pass filter is an avergin circuit, because taking out the high frequency compenent leaves only ${\rm dc.}$

```
input clk;
input [9:0] data_in;
input [9:0] data_in;
input load;
output pwm_out;

reg [9:0] d;
reg [9:0] count;
reg pwm_out;

always @ (posedge clk)
if (load == 1'b1) d <= data_in;

initial count = 10'b0;

always @ (posedge clk) begin

initial count = 10'b0;

always @ (posedge clk) begin

count <= count + 1'b1;

if (count > d)
    pwm_out <= 1'b0;
else
    pwm_out <= 1'b1;
end

endmodule</pre>
```

Experiment 12 & 13

Friday, December 1, 2017 1:14 PN

The ROM holds exactly one peroid of a sine wave. The values were max and min at 1/4 and 3/4 way mark respectively. Halfway the value returned to the original 512. By setting the offset to 512 both the negative and positive sides of the sinewave could be represented with 3 hex digits (10 bits).

Friday, December 1, 2017 2:05 PM

In this exersice we have connected a counter to the ROM instead of controlling it with switches. This caused a sine wave to be created. The frequency of the wave we have measured is 9.77Hz. Unfortunetaly the screenshot of the oscoliscope was deleted by mistake.

```
| Immodule ex13_top(
| SW, CLOCK_50, HEX0, HEX1, HEX2, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT
| Input [9:0]SW; input CLOCK_50; wire clock; wire [9:0] data; wire [9:0] data; output [6:0] HEX0; output [6:0] HEX2; output [6:0] HEX2; output Loc_SDI; // SPI serial data out output DAC_SDI; // chip select - low when sending data to dac output DAC_SC; // chip select - low when sending data to dac output DAC_SC; // SPI clock, 16 cycles at half sysclk freq output DAC_LD; output DAC_SC, // SPI clock, 16 cycles at half sysclk freq output DAC_LD; counter_10 counter0 (CLOCK_50, clock, count, 0); ROM rom0 (count, clock, data); pwm PWMO(CLOCK_50, data, clock, PWM_OUT); spi2dac SPI2DACO(CLOCK_50, data, clock, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD); endmodule
```

Friday, November 17, 2017 11:14 AM

In order to multiply the signal by two it can be shifted twice to the left. As can be seen below we have used a << operator. In fact it would be more efficient to just use the {} concatination operator

Wednesday, December 13, 2017 12:12 PM

In order to implement the echo a FIFO (first in first out buffer, which is just a lot of shift registers) and a pulse generation module are required. The data_valid signal is inputed into the pulse_gen in order to generate one tick at a clock edge. This is fed into the FIFO to signal a write. The output of the full output of the FIFO has to be stored in a register and ANDED with the data_valid to allow a read. Data should not be read until the FIFO is full.

```
Module name: allpass processor
 2
3
4
5
6
7
                 Function: Simply to pass input to output
Creator: Peter Cheung
Version: 1.1
Date: 24 Jan 2014
            module processor (sysclk, data_in, data_out, data_valid);
sysclk;  // system clock
data_valid;  // data_valid
data_in;  // 10-bit input data
data_out;  // 10-bit output data
                 input
input [9:0]
output [9:0]
                  reg q;
                 wire
wire [9:0]
reg [9:0]
wire
wire [9:0]
                                              sysclk;
data_in;
                                             data_out;
full, pulse, rdreq;
x,y, echo;
                                           ADC_OFFSET = 10'h181;
DAC_OFFSET = 10'h200;
                 parameter
parameter
                  assign x = data_in[9:0] - ADC_OFFSET;
                                                                                                  // x is input in 2's complement
                 // This part should include your own processing hardware
// ... that takes x to produce y
// ... In this case, it is ALL PASS.
pulse_gen PULSE(pulse,data_valid,sysclk);
fifo FIFOO (sysclk, x, rdreq, pulse,full, echo);
                 always @(posedge sysclk)
  q <= full;</pre>
                 assign rdreq = q & pulse;
                  assign y = x + \{echo[9], echo[9:1]\};
                  // Now clock y output with system clock
always @(posedge sysclk)
  data_out <= y + DAC_OFFSET;</pre>
            endmodule
```

Multiple echos are achieved by feeding the output back into the input. The echo is substracted from the input singnal in oder to have negative feedback. The phase shift is not percieved by the human ear.

Processor - multiple echoes Echo synthesizer (feedback) offset correction data_out[9:0] Σ y[9:0] D & 512 full x[9:0] data_in[9:0] rdreq 8192x10 data[9:0] FIFO q[9:0] ₃₈₅T wrreq 50MHz pulse_gen data_valid

```
Version:
67890112345167890112345167890112344544445647
                                        24 Jan 2014
             module processor (sysclk, data_in, data_out, data_valid);
                                                 sysclk;  // system clock
data_valid;  // data_valid
data_in;  // 10-bit input data
data_out;  // 10-bit output data
                   input
input [9:0]
output [9:0]
                   reg q;
                   wire
wire [9:0]
reg [9:0]
wire
wire [9:0]
                                                  sysclk;
                                                 systik;
data_in;
data_out;
full, pulse, rdreq;
x,y, echo;
                                                  ADC_OFFSET = 10'h181;
DAC_OFFSET = 10'h200;
                   parameter
parameter
                                                                                                         // x is input in 2's complement
                   assign x = data_in[9:0] - ADC_OFFSET;
                   // This part should include your own processing hardware
// ... that takes x to produce y
// ... In this case, it is ALL PASS.
pulse_gen PULSE(pulse,data_valid,sysclk);
fifo FIF00 (sysclk, y, rdreq, pulse,full, echo);
                   always @(posedge sysclk)
  q <= full;</pre>
                   assign rdreq = q & pulse;
                   assign y = x - \{echo[9], echo[9:1]\};
                    // Now clock y output with system clock
always @(posedge sysclk)
  data_out <= y + DAC_OFFSET;</pre>
             endmodule
```