Lab07 Interrupt & Timer

| HackMD (https://hackmd.io?utm\_source=view-page&utm\_medium=logo-nav).

## Lab07 Interrupt & Timer

### PIC18F4520 Datasheet


MicroChip - PIC18F4520 Datasheet (https://ww1.microchip.com/downloads/en/DeviceDoc/39631E.pdf).

## Interrupt用

Register名稱	在第幾頁	用途
RCON	第44頁	IPEN: 設定Interrupt優先度
INTCON	第95頁	GIE、INTO的[Flag bit, Enable Bit]
ADCON1	第226頁	設定數位類比

### Timer用

Register名稱	在第幾頁	用途
OSCCON	第32頁	調整時脈 (可以玩看看)
T2CON	第135頁	設定Timer2的啟動、預除器後除器
PIR1	第98頁	TMR2IF、TMR1IF等
PIE1	第100頁	TMR2IE、TMR1IE等
IPR1	第102頁	TMR2IP、TMR1IP等



# Interrupt 範例程式碼

```
#include "p18f4520.inc"
 1
 2
 3
     ; CONFIG1H
       CONFIG OSC = INTIO67
                                     ; Oscillator Selection bits (Internal osci
 4
 5
       CONFIG FCMEN = OFF
                                     ; Fail-Safe Clock Monitor Enable bit (Fail
       CONFIG IESO = OFF
                                     ; Internal/External Oscillator Switchover
 6
 7
 8
     ; CONFIG2L
 9
                                     ; Power-up Timer Enable bit (PWRT disabled
       CONFIG PWRT = OFF
10
       CONFIG BOREN = SBORDIS
                                     ; Brown-out Reset Enable bits (Brown-out R
11
       CONFIG BORV = 3
                                     ; Brown Out Reset Voltage bits (Minimum se
12
     ; CONFIG2H
13
14
       CONFIG WDT = OFF
                                     ; Watchdog Timer Enable bit (WDT disabled
       CONFIG WDTPS = 32768
                                     ; Watchdog Timer Postscale Select bits (1:
15
16
17
     ; CONFIG3H
       CONFIG CCP2MX = PORTC
                                     ; CCP2 MUX bit (CCP2 input/output is multi
18
       CONFIG PBADEN = ON
                                     ; PORTB A/D Enable bit (PORTB<4:0> pins ar
19
20
       CONFIG LPT10SC = OFF
                                     ; Low-Power Timer1 Oscillator Enable bit (
21
       CONFIG MCLRE = ON
                                     ; MCLR Pin Enable bit (MCLR pin enabled; R
22
23
     ; CONFIG4L
24
       CONFIG STVREN = ON
                                     ; Stack Full/Underflow Reset Enable bit (S
25
       CONFIG LVP = OFF
                                     ; Single-Supply ICSP Enable bit (Single-Su
       CONFIG XINST = OFF
                                     ; Extended Instruction Set Enable bit (Ins
26
27
28
     ; CONFIG5L
29
       CONFIG CP0 = OFF
                                     ; Code Protection bit (Block 0 (000800-001
30
       CONFIG CP1 = OFF
                                     ; Code Protection bit (Block 1 (002000-003
       CONFIG CP2 = OFF
                                     ; Code Protection bit (Block 2 (004000-005
31
       CONFIG CP3 = OFF
                                     ; Code Protection bit (Block 3 (006000-007
32
33
     ; CONFIG5H
34
35
       CONFIG CPB = OFF
                                     ; Boot Block Code Protection bit (Boot blo
36
       CONFIG CPD = OFF
                                     ; Data EEPROM Code Protection bit (Data EE
37
38
     ; CONFIG6L
39
       CONFIG WRT0 = OFF
                                     ; Write Protection bit (Block 0 (000800-00
       CONFIG WRT1 = OFF
                                     ; Write Protection bit (Block 1 (002000-00
40
       CONFIG WRT2 = OFF
                                     ; Write Protection bit (Block 2 (004000-00
41
42
       CONFIG WRT3 = OFF
                                     ; Write Protection bit (Block 3 (006000-00
43
44
     ; CONFIG6H
45
       CONFIG WRTC = OFF
                                     ; Configuration Register Write Protection
46
       CONFIG WRTB = OFF
                                     ; Boot Block Write Protection bit (Boot bl
47
       CONFIG WRTD = OFF
                                     ; Data EEPROM Write Protection bit (Data E
48
     ; CONFIG7L
49
       CONFIG EBTR0 = OFF
                                     ; Table Read Protection bit (Block 0 (0008
50
       CONFIG EBTR1 = OFF
                                     ; Table Read Protection bit (Block 1 (0020
51
       CONFIG EBTR2 = OFF
                                     ; Table Read Protection bit (Block 2 (0040
52
53
       CONFIG EBTR3 = OFF
                                     ; Table Read Protection bit (Block 3 (0060
```

```
54
 55
      ; CONFIG7H
56
       CONFIG EBTRB = OFF
                               ; Boot Block Table Read Protection bit (Bo
57
 58
         L1 EQU 0x14
59
         L2 EOU 0x15
         org 0x00
 60
 61
 62
     DELAY macro num1, num2
         local LOOP1
 63
 64
         local LOOP2
 65
         MOVLW num2
         MOVWF L2
 66
 67
         L00P2:
 68
             MOVLW num1
 69
             MOVWF L1
 70
         LOOP1:
71
             NOP
72
             NOP
73
             NOP
74
             NOP
75
             NOP
76
             NOP
77
             DECFSZ L1, 1
78
             BRA LOOP1
79
             DECFSZ L2, 1
             BRA LOOP2
 80
81
     endm
 82
 83
      ; 程式邏輯:會一直卡在main裡面做無限迴圈・按下RBO的按鈕後會觸發interrupt・跳到ISI
      ; ISR裡的內容會亮起所有在RA上的燈泡·Delay約0.5秒後熄滅。
 84
 85
 86
     goto Initial
                                  ; 避免程式一開始就會執行到ISR這一段,要跳過。
      ISR:
                                  ; Interrupt發生時,會跳到這裡執行。
 87
 88
         org 0x08
 89
         SETF LATA
         DELAY d'350', d'180'
                                  ;約500_000cycles數· 在1MHz的情況下大約會Dela
90
91
         CLRF LATA
         BCF INTCON, INT0IF
92
                                  ; 離開ISR, 回到原本程式執行的位址, 同時會將GIE設
93
         RETFIE
94
95
                                         ; 初始化的相關設定
96
      Initial:
97
         MOVLW 0x0F
98
         MOVWF ADCON1
                                  ; 設定成要用數位的方式,Digitial I/O
99
         CLRF TRISA
100
101
         CLRF LATA
102
         BSF TRISB, 0
         BCF RCON, IPEN
103
                               ; 先將Interrupt flag bit清空
         BCF INTCON, INT0IF
104
                                  ; 將Global interrupt enable bit打開
105
         BSF INTCON, GIE
         BSF INTCON, INTOIE
                                 ;將interrupt0 enable bit 打開 (INT0與RB0 pi
106
```

4 ^ -

```
1
     #include "p18f4520.inc"
 2
 3
     ; CONFIG1H
 4
       CONFIG OSC = INTIO67
                                      ; Oscillator Selection bits (Internal osci
 5
       CONFIG FCMEN = OFF
                                      ; Fail-Safe Clock Monitor Enable bit (Fail
       CONFIG IESO = OFF
                                      ; Internal/External Oscillator Switchover
 6
 7
 8
     ; CONFIG2L
 9
       CONFIG PWRT = OFF
                                      ; Power-up Timer Enable bit (PWRT disabled
10
       CONFIG BOREN = SBORDIS
                                      ; Brown-out Reset Enable bits (Brown-out Re
       CONFIG BORV = 3
11
                                      ; Brown Out Reset Voltage bits (Minimum se
12
     ; CONFIG2H
13
14
       CONFIG WDT = OFF
                                      ; Watchdog Timer Enable bit (WDT disabled
       CONFIG WDTPS = 32768
                                      ; Watchdog Timer Postscale Select bits (1:
15
16
17
     ; CONFIG3H
       CONFIG CCP2MX = PORTC
                                      ; CCP2 MUX bit (CCP2 input/output is multi|
18
       CONFIG PBADEN = ON
                                      ; PORTB A/D Enable bit (PORTB<4:0> pins are
19
       CONFIG LPT10SC = OFF
                                      ; Low-Power Timer1 Oscillator Enable bit (
20
21
       CONFIG MCLRE = ON
                                      ; MCLR Pin Enable bit (MCLR pin enabled; R
22
23
     ; CONFIG4L
24
       CONFIG STVREN = ON
                                      ; Stack Full/Underflow Reset Enable bit (S<sup>-</sup>
25
       CONFIG LVP = OFF
                                      ; Single-Supply ICSP Enable bit (Single-Sup
       CONFIG XINST = OFF
                                      ; Extended Instruction Set Enable bit (Ins.
26
27
28
     ; CONFIG5L
29
       CONFIG CP0 = OFF
                                      ; Code Protection bit (Block 0 (000800-001)
30
       CONFIG CP1 = OFF
                                      ; Code Protection bit (Block 1 (002000-003)
       CONFIG CP2 = OFF
                                      ; Code Protection bit (Block 2 (004000-005)
31
       CONFIG CP3 = OFF
                                      ; Code Protection bit (Block 3 (006000-007)
32
33
34
     ; CONFIG5H
       CONFIG CPB = OFF
35
                                      ; Boot Block Code Protection bit (Boot block
36
       CONFIG CPD = OFF
                                      ; Data EEPROM Code Protection bit (Data EE
37
     ; CONFIG6L
38
       CONFIG WRT0 = OFF
                                      ; Write Protection bit (Block 0 (000800-00)
39
       CONFIG WRT1 = OFF
                                      ; Write Protection bit (Block 1 (002000-00)
40
       CONFIG WRT2 = OFF
                                      ; Write Protection bit (Block 2 (004000-00!
41
42
       CONFIG WRT3 = OFF
                                      ; Write Protection bit (Block 3 (006000-00)
43
44
     ; CONFIG6H
45
       CONFIG WRTC = OFF
                                      ; Configuration Register Write Protection |
46
       CONFIG WRTB = OFF
                                      ; Boot Block Write Protection bit (Boot blo
       CONFIG WRTD = OFF
                                      ; Data EEPROM Write Protection bit (Data E
47
48
     ; CONFIG7L
49
       CONFIG EBTR0 = OFF
                                      ; Table Read Protection bit (Block 0 (0008)
50
                                      ; Table Read Protection bit (Block 1 (0020)
       CONFIG EBTR1 = OFF
51
                                      ; Table Read Protection bit (Block 2 (0040)
52
       CONFIG EBTR2 = OFF
       CONFIG EBTR3 = OFF
                                      ; Table Read Protection bit (Block 3 (0060)
53
```

```
54
55
     ; CONFIG7H
      CONFIG EBTRB = OFF
                             ; Boot Block Table Read Protection bit (Book
56
57
58
        org 0x00
59
60
    goto Initial
61
    ISR:
62
                              ;大致效果:每0.5秒會進入一次interrupt
        org 0x08
                             ; interrupt會開關LATA一次
63
        COMF LATA
64
        BCF PIR1, TMR2IF
                            ; 離開前記得把TMR2IF清空 (清空flag bit)
65
        RETFIE
66
    Initial:
67
        MOVLW 0x0F
68
        MOVWF ADCON1
69
70
        CLRF TRISA
71
        CLRF LATA
        BSF RCON, IPEN
72
        BSF INTCON, GIE
73
                               ; 為了使用TIMER2,所以要設定好相關的TMR2IF、TMR
        BCF PIR1, TMR2IF
74
        BSF IPR1, TMR2IP
75
        BSF PIE1 , TMR2IE
76
77
        MOVLW b'11111111'
                                ;將Prescale與Postscale都設為1:16,意思是之後£
                                ; 而由於TIMER本身會是以系統時脈/4所得到的時脈為三
78
        MOVWF T2CON
                                ; 因此每256 * 4 = 1024個cycles才會將TIMER2 + :
79
        MOVLW D'122'
                                ;若目前時脈為250khz,想要Delay 0.5秒的話,代表
        MOVWF PR2
80
81
                                ; 因此PR2應設為 125000 / 1024 = 122.0703125 ·
82
        MOVLW D'00100000'
83
        MOVWF OSCCON
                                ; 記得將系統時脈調整成250kHz
84
85
    main:
86
        bra main
87
88
89
    end
90
```