## Appendix (project Advance-Bader Tawafsheh)

```
----- the gates library -----
library ieee;
use ieee.std logic 1164.all;
package MY GATES is
     COMPONENT xor2 IS
          PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
   END COMPONENT xor2;
     COMPONENT xnor2 IS
          PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
   END COMPONENT xnor2;
   COMPONENT and2 IS
          PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
     END COMPONENT and2;
   COMPONENT or2 IS
       PORT (a, b: IN STD LOGIC; c: OUT STD_LOGIC);
   END COMPONENT or2;
     COMPONENT not1 IS
          PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
   END COMPONENT not1;
     COMPONENT nand2 IS
          PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
   END COMPONENT nand2;
     COMPONENT nor2 IS
          PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
   END COMPONENT nor2;
     COMPONENT or3 IS
          PORT (a, b,c: IN STD LOGIC; d: OUT STD LOGIC);
   END COMPONENT or3;
end package MY GATES;
-----NOT gate 4ns delay-----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY not1 IS
     PORT ( a: IN std logic;
     b: OUT std logic);
END ENTITY not1;
ARCHITECTURE simple OF not1 IS
     b <= NOT a AFTER 4ns;
END ARCHITECTURE simple;
-----NAND gate 5ns delay -----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY nand2 IS
     PORT(a, b: IN std logic;
     c: OUT std logic);
END ENTITY nand2;
ARCHITECTURE simple OF nand2 IS
```

```
BEGIN
    c <= a NAND b AFTER 5ns;
END ARCHITECTURE simple;
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY nor2 IS
    PORT(a, b: IN std logic;
    c: OUT std_logic);
END ENTITY nor2;
ARCHITECTURE simple OF nor2 IS
    c <= a NOR b AFTER 5ns;
END ARCHITECTURE simple;
----- AND gate 7ns delay -----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY and2 IS
    PORT(a, b: IN std logic;
    c: OUT std logic);
END ENTITY and2;
ARCHITECTURE simple OF and2 IS
    c <= a AND b AFTER 7ns;
END ARCHITECTURE simple;
----- OR gate 7ns delay (A OR B )-----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY or2 IS
    PORT (a, b: IN std logic;
    c: OUT std logic);
END ENTITY or2;
ARCHITECTURE simple OF or2 IS
    c <= a OR b AFTER 7ns;
END ARCHITECTURE simple;
----- OR gate 7ns delay (A OR B OR C) ------
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY or3 IS
    PORT(a, b,c: IN std logic;
    d: OUT std logic);
END ENTITY or3;
ARCHITECTURE simple OF or3 IS
    d <= a OR b OR c AFTER 7ns;
END ARCHITECTURE simple;
----- XOR gate 11ns delay-----
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY xor2 IS
     PORT(a, b: IN std logic;
     c: OUT std logic);
END ENTITY xor2;
ARCHITECTURE simple OF xor2 IS
BEGIN
    c <= a XOR b AFTER 11ns;
END ARCHITECTURE simple;
----- XNOR gate 9ns delay -----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY xnor2 IS
     PORT(a, b: IN std logic;
     c: OUT std logic);
END ENTITY xnor2;
ARCHITECTURE simple OF xnor2 IS
BEGIN
    c <= a XNOR b AFTER 9ns;
END ARCHITECTURE simple;
-----Full Adder-----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
LIBRARY gates;
USE gates.MY GATES.ALL;
ENTITY FA IS
     PORT (a, b, c in: IN std logic;
     sum, c out: OUT std logic := '0') ;
END ENTITY FA;
ARCHITECTURE simple OF FA IS
SIGNAL n1, n2, n3, n4, n5: std logic;
BEGIN
     g1: xor2 PORT MAP (a, b, n1);
     g2: xor2 PORT MAP (c in, n1, sum);
     g3: and2 PORT MAP (a, b, n2);
     g4: and2 PORT MAP (b, c in, n3);
     g5: and2 PORT MAP (a, c in, n4);
     g6: or2 PORT MAP (n2, n3, n5);
     g7: or2 PORT MAP (n4, n5, c out);
END ARCHITECTURE simple;
                       -----
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
LIBRARY gates;
USE gates.MY GATES.ALL;
--4-bit adder entity
ENTITY four bit adder IS
     PORT(a, b: IN std logic vector(3 DOWNTO 0);
     c in: IN std logic;
```

```
sum: OUT std logic vector(3 DOWNTO 0);
      c out: OUT std logic);
END ENTITY four bit adder;
--ripple 4-bit adder
ARCHITECTURE ripple four bit adder OF four bit adder IS
SIGNAL carry: std logic vector(2 DOWNTO 0);
BEGIN
     g1: ENTITY work.FA(simple) PORT MAP (a(0), b(0), c in, sum(0),
carry(0));
      g2: ENTITY work.FA(simple) PORT MAP (a(1), b(1), carry(0), sum(1),
carry(1));
      g3: ENTITY work.FA(simple) PORT MAP (a(2), b(2), carry(1), sum(2),
carry(2));
      g4: ENTITY work.FA(simple) PORT MAP (a(3), b(3), carry(2), sum(3),
c out);
END ARCHITECTURE ripple four bit adder;
--carry-look-ahead 4-bit adder
ARCHITECTURE look ahead four bit adder OF four bit adder IS
SIGNAL carry: std logic vector(4 DOWNTO 0) := "00000";
SIGNAL p, g, n2, n1: std logic vector(3 DOWNTO 0) := "0000";
BEGIN
      carry(0) \le cin;
      gen: FOR i IN 0 TO 3 GENERATE
            g1: xor2 PORT MAP (a(i), b(i), p(i));
            g2: and2 PORT MAP (a(i), b(i), g(i));
            g3: xor2 PORT MAP (p(i), carry(i), sum(i));
            g4: and2 PORT MAP (p(i), carry(i), n1(i));
            g5: or2 PORT MAP (g(i), n1(i), n2(i));
            carry(i+1) \le n2(i);
     END GENERATE gen;
      c out \leq carry(4);
END ARCHITECTURE look ahead four bit adder;
------ combinational circuit added to build bcd circuit------
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
LIBRARY gates;
USE gates.MY GATES.ALL;
entity combinational circuit is
     port(a,b,c,d: in std logic;
      e out:out std logic);
end entity combinational circuit;
architecture simple of combinational circuit is
signal and1 out,and2 out:std logic;
begin
      g1: and2 PORT MAP (a,b,and1_out);
      g2: and2 PORT MAP (a,c,and2 out);
      g3: or3 PORT MAP (and1 out, and2 out, d,e out);
end architecture simple;
```

```
---------bcd-adder 4-bit bcd adder entity------bcd-adder
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
LIBRARY gates;
USE gates.MY GATES.ALL;
entity bcd adder is
      port(a,b :in std logic vector(3 downto 0);
      c in :in std logic;
      sum: out std_logic vector(3 downto 0);
      c out :inout std logic);
end entity bcd adder;
architecture ripple bcd adder of bcd adder is
signal sum1_signal: std_logic_vector(3 downto 0);
signal sum2 signal: std logic vector(3 downto 0) := (others => '0');
signal cout signal: std logic;
signal cin signal: std logic := '0';
signal egnored signal: std logic;
begin
      q1: ENTITY work.four bit adder(ripple four bit adder) PORT MAP
(a,b,c in,sum1 signal,cout signal);
      g2: ENTITY work.combinational circuit(simple) PORT MAP
(sum1 signal(3), sum1 signal(2), sum1 signal(1), cout signal, c out);
      sum2 signal(2) <= c out;</pre>
      sum2 signal(1) <= c out;</pre>
      g3: ENTITY work.four bit adder(ripple four bit adder) PORT MAP
(sum1 signal, sum2 signal, cin signal, sum, egnored signal);
end architecture ripple bcd adder;
architecture look ahead bcd adder of bcd adder is
signal sum1 signal: std logic vector(3 downto 0);
signal sum2 signal: std logic vector(3 downto 0) := (others => '0');
signal cout signal: std logic;
signal cin signal: std logic := '0';
signal egnored signal: std logic;
begin
      q1: ENTITY work.four bit adder (look ahead four bit adder) PORT MAP
(a,b,c in,sum1 signal,cout signal);
      g2: ENTITY work.combinational circuit(simple) PORT MAP
(sum1 signal(3), sum1 signal(2), sum1 signal(1), cout signal, c out);
      sum2_signal(2) <= c_out;</pre>
      sum2 signal(1) <= c out;</pre>
      g3: ENTITY work.four bit adder(look ahead four bit adder) PORT MAP
(sum1 signal, sum2 signal, cin signal, sum, egnored signal);
end architecture look ahead bcd adder;
-----verification file-----
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
```

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE STD.TEXTIO.ALL;
```

```
use IEEE.std logic textio.all;
ENTITY verfication is
end entity verfication;
architecture simple of verfication is
signal expectedRes, actualRes: std logic vector(4 downto 0);
signal a: std logic vector(3 downto 0);
signal b: std logic vector(3 downto 0);
signal i,j: Integer := 0 ;
signal clock: std logic := '0';
begin
      bcd: entity work.bcd adder(ripple bcd adder) port map (a,
b,'0',actualRes(3 downto 0),actualRes(4));
            clock <= not clock after 120ns;</pre>
      process
      FILE outputFile : TEXT;
      VARIABLE file_status : FILE_OPEN_STATUS;
      VARIABLE buff : LINE;
      VAriable outt : INteger;
      begin
            FILE OPEN (file status, outputFile, "vereficationData.txt",
WRITE MODE);
            for i in 0 to 9 loop
                   for j in 0 to 9 loop
                         a <= CONV STD LOGIC VECTOR(i, 4);
                         b <= CONV STD LOGIC VECTOR(j, 4);
                         if (I+J > 9) then
                               expectedRes(4) <= '1';</pre>
                               expectedRes(3 downto 0) <=</pre>
CONV STD LOGIC VECTOR (i+j+6,4);
                         else
                               expectedRes <= CONV STD LOGIC VECTOR(i+j,5);</pre>
                         end if;
                         WRITE(buff, a);
                       WRITE(buff, " + ");
                       WRITE(buff, b);
                       WRITE(buff, " expected value = ");
                       WRITE(buff, expectedRes);
                       WRITE(buff, " , actual value = ");
                       WRITE(buff, actualRes);
                         if (actualRes = expectedRes) then
                               WRITE (buff, " MATCH ");
                         else
                               WRITE (buff, " MISMATCH ");
                         end if;
                       writeline(outputFile, buff);
                         assert (actualRes = expectedRes)
                         report ("mismatch")
                         severity WARNING;
                         if (i = 9 \text{ and } j = 9) then
                               exit;
                         end if;
                         wait until rising edge(clock);
                   end loop;
            end loop;
```

```
end process;
end architecture simple;
------The Whole System------
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY Whole System IS
     PORT (clock: IN std logic;
     a: IN std logic vector(3 DOWNTO 0);
     b: IN std logic vector(3 DOWNTO 0);
     res: OUT std logic vector(4 DOWNTO 0));
END ENTITY Whole System;
ARCHITECTURE simple OF Whole_System IS
SIGNAL input signal: std logic vector(7 DOWNTO 0);
SIGNAL output signal: std logic vector(4 DOWNTO 0);
BEGIN
     inputregister: entity work.register8(simple) PORT
MAP(a,b,input signal,clock);
     bcd adder: ENTITY work.bcd adder(look ahead bcd adder) PORT MAP
(input signal (3 downto 0), input signal (7 downto 4), 70', output signal (3
downto 0), output signal(4));
     outputregister: ENTITY work.register5(simple) PORT MAP (output signal,
res, clock);
END ARCHITECTURE simple ;
```