

1	P01-Cover Page
2	Block Diagram
3	SMBUS/CLK/RST Block
4	CPU (CLK,CFG,VID,BPM,DEBUG)
5	CPU (PEG,DMI,DDI,EDP)
6	CPU (DDR4-CHA)
7	CPU (DDR4-CHB)
8	CPU (CPU POWER)
9	CPU(VSS)
10	DDR4 CHA SO-DIMM1
11	DDR4 CHB SO-DIMM1
12	PCH(DMI,PCIE,USB30,USB20)
13	PCH(PCIE,SATA,C LINK,GPIO)
14	PCH(HDA,JATG,SUMBUS,SPI)
15	PCH(DDR,CNVi,XDP)
16	PCH(CLK,REQ)
17	PCH(PCH POWER)
18	PCH(I2C,UART,VSS)
19	Blank
20	Strap pin
21	DSW
22	SPI ROM
23	Display Port B
24	Display Port C
25	BTB_USB3/USB2/DP/COM
26	Audio Codec - ALC233VB
27	CEC Modern Standby
28	SIO NCT6686D-L
29	COM Port/ PS/2/ FAN CTRL
30	TPM - TCG 2.0
31	LAN - Jacksonville_i219LM
32	RJ45
33	Rear USB3e ODD
34	Rear USB3 x 2
35	Front USB3 Charger x1
36	Blank
37	M.2 2230-E WIFI/ BT/CNVi
38	M.2 2280-M SSD-2-BLACK
39	M.2 2280-M SSD-1-WHITE
40	Buzzer/Sata FFC
41	PWRGD & Bleed Off
42	PCIEX8
43	XDP
44	Button/ LED
45	SM BUS/Thermal Sensing/TBT
46	Type-C RTS5449
47	Blank
48	Hole/PCB/Virtual symbol
49	PWR-Power Diagram
50	PWR-DC_IN/ RTC Battery
51	PWR-IMVP8-ON_NCP81220
52	PWR-IMVP8-CPU_VCCIA
53	PWR-IMVP8-VCCGT
54	PWR-IMVP8-VCCSA
55	PWR-VCCIO
56	PWR-3V/5V
57	PWR-VDIMM
58	PWR-1V05_PCH/1V8_S5
59	PWR-12V_PCIE
60	POWER Sequence(G3-S0)
61	GPIO table
62	History


LCFC Confidential

coffee lake MB Schematics Document


2018-01-05

REV:0.7

Coffee Lake-S




SMBUS Block Diagram





BOM Structure	BTO Item
@	Not stuff
B360@	For B360 SKU
Q370@	For Q370 SKU(M920X,M920Q,NEC Q370), contain USB internal port, 8M SPI ROM
CNVI@	For CNVI part
DIP@	For DIP part
DP1@	For 1st DP colay HDMI port, DP SKU part
DP2@	For 2nd DP colay HDMI port, DP SKU part
HDMI1@	For 1st DP colay HDMI port, HDMI SKU part
HDMI2@	For 2nd DP colay HDMI port, HDMI SKU part
EMC@	For EMC part
EMC_NS@	For EMC nu-stuff part
ESPI@	For eSPI feature part
HD_FAN@	For HDD FAN part,only M920X(Q370) need
LPC@	For LPC(default) part
SSD2@	For M.2 SSD(Black) PCIE part, only M920X(Q370) need
MSATA@	For M.2 SSD(Black) SATA part, only M920X(Q370) need
SSD2PWR@	For M.2 SSD(Black) POWER(Both PCIE and SATA need) part, only M920X(Q370) need
ME@	For ME part
RTD3@	For RTD3 control part
XDP@	For XDP
HD_FAN@	For HDD sensor and FAN
M2_EXP@	For M.2 expand function

RESET MAP



CLOCK MAP







Configuration Signals: The CFG signals have a default value of '1'. If not terminated on the board, refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. Intel recommends placing test points on the board for CFG pins.

- CFG[0]:** Start reset sequence after PCI PLL lock and de-asserted:
 - 1 = (Default) Normal Operation; No stall
 - 0 = Stall
- CFG[1]:** Reserved configuration lane.
- CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal:
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- CFG[3]:** Reserved configuration lane.
- CFG[4]:** eDP enable:
 - 1 = Disabled
 - 0 = Enabled
- CFG[6-5]:** PCI Express* Bifurcation:
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- CFG[7]:** PEG Training:
 - 1 = (Default) PEG Train immediately following RESET# de-assertion.
 - 0 = PEG Wait for BIOS for training.
- CFG[18-9]:** Reserved configuration lanes.

All Processor Lines (CFG[2], CFG[6-5] and CFG[7]) are relevant. For 7 and 9-Processor Line only and test points may be placed on the board for them.



SO-DIMM DDR4 CHA




FOX_PE115127-4041-01H_CFL
ME@

Security Classification		LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		CPU (DDR4)	
Size	Document Number	EQ370	
Custom		Rev	0.7
Date:	Friday, January 05, 2016	Sheet	6 of 62





SO-DIMM DDR4 CHB



FOX_PE115127-4041-01H_CFL
ME@

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	CPU (DDR4)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number BQ370
Date:	Friday, January 05, 2016	Sheet	7 of 62	Rev	0.7



placed outside socket

placed as close to package as possible






Table 50-3. Decoupling Requirements for CFL S Processor

Domain	Cavity cap	Outside socket cap	Topside/Bottom side	Placement guideline and notes
Vcc	12x 22uF 0805		Top	
	6x 22uF 0603		Top	
VccGT	8x 47uF 0805	5x 22uF 0805	Top	
			Top	
VccSA	4x 22uF 0603		Top	
			Top	
			Top	
			Top	
VDDQ		4x 22uF 0603	Top	
VccIO	5x 22uF 0603		Top	
VccST	1x 22uF 0805		Top	Merged with VccPLL; VccST and VccSTG merged on package. Capacitors placed as close to package as possible
	1x 1uF 0402		Top	
VCCPLL_OC	1x 1uF 0402		Top	

JCPU1F		
AA4	VSS_1	AK5
AG2	VSS_3	AK8
AG3	VSS_4	AK9
AG33	VSS_3	AL14
AG36	VSS_4	AL11
AG4	VSS_7	AL5
AG5	VSS_6	AL2
AG5	VSS_7	AL21
AG5	VSS_8	AL5
AG5	VSS_9	AL2
AG5	VSS_10	AL27
AG5	VSS_11	AL3
AG5	VSS_12	AL36
AG5	VSS_13	AL4
AG5	VSS_14	AL5
AG5	VSS_15	AM11
AG5	VSS_16	AM14
AG5	VSS_17	AM17
AG5	VSS_18	AM19
AG5	VSS_19	AM24
AG5	VSS_20	AM27
AG5	VSS_21	AM30
AG5	VSS_22	AM31
AG5	VSS_23	AM32
AG5	VSS_24	AM33
AG5	VSS_25	AM34
AG5	VSS_26	AM35
AG5	VSS_27	AM36
AG5	VSS_28	AM37
AG5	VSS_29	AM38
AG5	VSS_30	AM39
AG5	VSS_31	AM40
AG5	VSS_32	AM5
AG5	VSS_33	AK7
AG5	VSS_34	AK6
AG5	VSS_35	AK40
AG5	VSS_36	AK37
AG5	VSS_37	AK36
AG5	VSS_38	AK30
AG5	VSS_39	AK29
AG5	VSS_40	AL5
AG5	VSS_41	AJ30
AG5	VSS_42	AK22
AG5	VSS_43	AK27
AG5	VSS_44	AJ4
AG5	VSS_45	AJ5
AG5	VSS_46	AJ6
AG5	VSS_47	AK10
AG5	VSS_48	AK12
AG5	VSS_49	AK13
AG5	VSS_50	AK15
AG5	VSS_51	AK16
AG5	VSS_52	AK17
AG5	VSS_53	AK18
AG5	VSS_54	AK19
AG5	VSS_55	AK20
AG5	VSS_56	AK23
AG5	VSS_57	AK25
AG5	VSS_58	AK26
AG5	VSS_59	AK28
AG5	VSS_60	AD36
AG5	VSS_61	
AG5	VSS_62	



FOX_PE115127-4041-01H_CFL
ME@

JCPU1K		
AR3	VSS_126	AN1
AR4	VSS_127	AN4
AR5	VSS_128	AN5
AR24	VSS_128	AN6
AR27	VSS_129	AN7
AR30	VSS_130	AN8
AR31	VSS_131	AN9
AR32	VSS_132	AN10
AR33	VSS_133	AN11
AR34	VSS_134	AN14
AR35	VSS_135	AN16
AR36	VSS_136	AN19
AT5	VSS_137	AN22
AT6	VSS_138	AN23
AT7	VSS_139	AN24
AT8	VSS_140	AN27
AT9	VSS_141	AN30
AT10	VSS_142	AN35
AT11	VSS_143	AP5
AT12	VSS_144	AP11
AT13	VSS_145	AP14
AT14	VSS_146	AP24
AT17	VSS_147	AP27
AT24	VSS_148	AP30
AT25	VSS_149	AP36
AT26	VSS_150	AP37
AT27	VSS_151	AP40
AT28	VSS_152	AR1
AT29	VSS_153	AR2
AT30	VSS_154	AR11
AT31	VSS_155	AR14
AT32	VSS_156	AR16
AT34	VSS_157	AR17
AT36	VSS_158	AR18
AT37	VSS_159	AR19
AT38	VSS_160	AR20
AT39	VSS_161	AR21
AT40	VSS_162	AR22
AU1	VSS_163	AR23
AU4	VSS_164	AT15
AL6	VSS_165	AL39
AU7	VSS_166	U39
AU25	VSS_167	U37
AL50	VSS_168	U33
AU34	VSS_169	U38
AV2	VSS_170	CS
AV5	VSS_171	CS
AV9	VSS_172	CS
AV28	VSS_173	C10
AV28	VSS_174	C37
AV28	VSS_175	B24
AV30	VSS_176	B26
AV34	VSS_176	B28
AV38	VSS_177	B30
AW3	VSS_178	B38
AW5	VSS_179	C2
AW9	VSS_180	C12
AW30	VSS_181	C14
AW32	VSS_182	C16
AW34	VSS_183	C18
AW36	VSS_184	C20
AV5	VSS_185	C22
AV7	VSS_186	C24
AV9	VSS_187	C31
AY27	VSS_188	C33
AY30	VSS_189	C35
	VSS_190	B6

FOX_PE115127-4041-01H_CFL
ME@

JCPU1L		
K4	VSS_256	D4
K7	VSS_257	VSS_325
K9	VSS_258	VSS_326
L3	VSS_259	VSS_327
L6	VSS_260	VSS_328
L9	VSS_261	VSS_329
L13	VSS_262	VSS_330
L32	VSS_263	VSS_331
M1	VSS_264	VSS_332
M4	VSS_265	VSS_333
M7	VSS_266	VSS_334
M10	VSS_267	VSS_335
M12	VSS_268	VSS_336
M15	VSS_269	VSS_337
M17	VSS_270	VSS_338
M19	VSS_271	VSS_339
M21	VSS_272	VSS_340
M23	VSS_273	VSS_341
M25	VSS_274	VSS_342
M27	VSS_275	VSS_343
M29	VSS_276	VSS_344
M31	VSS_277	VSS_345
M33	VSS_278	VSS_346
M35	VSS_279	VSS_347
M37	VSS_280	VSS_348
M39	VSS_281	VSS_349
N3	VSS_282	VSS_350
N6	VSS_283	VSS_351
N8	VSS_284	VSS_352
N33	VSS_285	VSS_353
P1	VSS_286	VSS_354
P4	VSS_287	VSS_355
P5	VSS_288	VSS_356
P27	VSS_289	VSS_357
P39	VSS_290	VSS_358
R3	VSS_291	VSS_359
R6	VSS_292	VSS_360
R8	VSS_293	VSS_361
R33	VSS_294	VSS_362
T1	VSS_295	VSS_363
T4	VSS_296	VSS_364
T35	VSS_297	VSS_365
Y37	VSS_298	VSS_366
Y39	VSS_299	VSS_367
U3	VSS_300	VSS_368
U33	VSS_301	VSS_369
V1	VSS_302	VSS_370
V6	VSS_303	VSS_371
V35	VSS_304	VSS_372
V37	VSS_305	VSS_373
V39	VSS_306	VSS_374
W3	VSS_307	VSS_375
W6	VSS_308	VSS_376
W33	VSS_309	VSS_377
W5	VSS_310	VSS_378
Y37	VSS_311	VSS_379
Y37	VSS_312	VSS_380
K15	VSS_313	VSS_381
K17	VSS_314	VSS_382
K19	VSS_315	VSS_383
K22	VSS_316	VSS_384
K24	VSS_317	VSS_385
K26	VSS_318	VSS_386
K28	VSS_319	VSS_387
K30	VSS_320	VSS_388
K33	VSS_321	VSS_389
K35	VSS_322	VSS_390
K37	VSS_323	VSS_391
L11	VSS_324	



FOX_PE115127-4041-01H_CFL
ME@





INT USB 3.0 GEN1

LAN
WLAN


M2.0 SSD1



Front USB3.0 Charger
Type C
Rear USB 3.0
Rear USB 3.0
Rear USB 3.1 GEN2 ODD
Rear USB 3.1 GEN2



Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size Custom	Document Number	Rev	
	EQ370	0.7	
Date:	Friday, January 05, 2016	Sheet	12 of 82



ID5	ID4	ID3	ID2	ID1	ID0	SKU
1	1	0	0	0	0	Q370 Tiny 65W (M920X)
1	1	0	0	0	1	Q370 Tiny 35W (M920Q)
1	1	0	0	1	0	B360 Tiny 35W (M720Q)
1	1	0	0	1	1	NEC Q370 Tiny 35W (M920q)
1	1	0	1	0	0	NEC B360 Tiny 35W (M720q)
1	1	0	1	0	1	Q370 Tiny 65W (E330)

SATA FFC Cable
 PCIEX4 for SLOT
 M.2_2280_SSD#2 Black






Figure 3-1. High Speed I/O (HSIO) Lane Multiplexing in PCH-H

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1 #7	USB3.1 Gen1 #8	USB3.1 Gen1 #9	USB3.1 Gen1 #10	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	SATA 0a	SATA 0b	SATA 1a	SATA 1b	SATA 2	SATA 3	SATA 4	SATA 5	PCIe #20	PCIe #21	PCIe #22	PCIe #23	PCIe #24
Intel® RST Support							No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	Yes	No Support	No Support	No Support	No Support	No Support	No Support	Yes	Yes	Yes	Yes	Yes

Desktop PCH HSIO Details (Sheet 1 of 2)

Flex I/O Lane	Q370	M370	E360	Q360	B360	H360
0	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
1	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
3	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
4	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	N/A
5	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	N/A
6	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	N/A	N/A
7	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	N/A	N/A
8	USB3.1 Gen1/Gen2	PCIE#	USB3.1 Gen1/Gen2	N/A	N/A	N/A
9	USB3.1 Gen1/Gen2	PCIE#	PCIE#	N/A	N/A	N/A
10	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
11	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
12	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
13	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
14	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
15	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
16	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
17	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
18	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
19	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
20	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
21	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
22	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
23	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
24	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
25	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
26	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
27	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
28	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#
29	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#	PCIE#




www.teknisi-indonesia.com





HW CLEAR CMOS JUMPER

1-2	Nomal
2-3	Clear CMOS

0 = Disable Top Swap mode. (Default)
 1 = Enable Top Swap mode. This inverts an address on access to SPI and firmware hub




Follow CRB GPP F23 is reserved for WLAN RTD3 reset




















GPP_J9 strap Rising edge of RSMRST#
 The signal has a weak internal pull-down
 0 = VCCSPI is connected to 3.3V rail
 1 = VCCSPI is connected to 1.8V rail
 Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size: Document Number EQ370 Rev: 07
Date:	Friday, January 06, 2018	Sheet	15 of 62	





www.teknisi-indonesia.com

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	PCH(SD,CNV)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document Number	Date: Friday, January 05, 2018		Rev	
C	EQ370	Sheet 19 of 62		07	





16M ROM




SA00008A300, S IC FL 128M W25Q128JVSIQ SOIC 8P SPI

8M ROM for Q370








SA000089Z00, S IC FL 64M W25Q64JVSSIQ SOIC 8P 208MIL, A.1

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	Date		Rev
	EQ370	Friday, January 05, 2016		0.7
		Sheet	22	of 62




teknisi-indonesia.com



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number EQ370
Date:	Saturday, January 08, 2018	Sheet	25 of 62	Rev 07

Glitch free circuit



Mask circuit for VR_ENABLE






Table 4. Function table(U)

Input	B	A	Output
E	L	L	L
S	L	H	L
L	H	L	H
H	H	H	H
H	L	L	L
H	H	L	L
H	L	H	H

(U) H = HIGH voltage level, L = LOW voltage level.


Mask circuit for VR_READY





	R504	R503
ST ST33HTPH2E32AHB4 (SPI)	V	X
Nuvoton NPCT750x (SPI)	X	V
Nuvoton NPCT750LAAAYX (SPI)	X	V
Infineon SLB9670VQ2.0FW7.63 (SPI)	V	V

Need confirm PN Nuvoton
Eric :use 7.63 FW






Security Classification	LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date
		2016/08/20

Title	
TPM - TCG 2.0	
Size	Document Number
	EQ370
Date:	Friday, January 05, 2016
Sheet	30 of 62
Rev	07



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.









Security Classification	LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date 2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		








Title	RJ45	
Size	Document Number	Rev
Custom	EQ370	0.7
Date:	Friday, January 05, 2018	Sheet 32 of 62





Rear Side USB ODD



Rear Side USB 3.1 GEN2



For USB Debug Function
















USBDEBUG	Kernel debug
usb_debug	usb_debug
usb_debug_irq	usb_debug_irq

UARTE_P80_EN	POST 80
usb_debug	usb_debug
usb_debug_irq	usb_debug_irq

DIR	S	FUNCTION
1	5	usb_debug_irq
1	5	usb_debug_irq

Rear Side USB2



need change footprint

need change footprint

Security Classification	LC Fulham Center Secret Data		Title
Issued Date	2016/09/20	Design Date	2016/09/20
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FULHAM CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS AFFILIATES WITHOUT THE WRITTEN PERMISSION OF LC FULHAM CENTER. ANY UNAUTHORIZED REPRODUCTION OR DISSEMINATION OF THIS SHEET MAY BE SUBJECT TO LEGAL ACTION.</small>			
Doc No	Document Number	Rev	Rev
	EQ370	01	01
Page	10/10	Sheet	10 of 12

5

4

3

2

1

D

D

C


C

B

B

A

A

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	PWR-Power Diagram	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					Size Document Number EQ370
					Rev 07
Date: Friday, January 05, 2018					Sheet 38 of 62

5





4

3



2

1

M.2 Connector SSD2# (Black)




RTD3 for SSD2(Black)







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	M.2 2280-M SSD-2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Date		Rev	
	EQ370	Friday, January 05, 2018		0.7	
				Sheet	38 of 62

M.2 Connector SSD1#(WHITE)




www.teknisi-indonesia.com

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2016/08/20	Deciphered Date	2016/08/20	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY UNAUTHORIZED USE OR DISCLOSURE OF THIS INFORMATION IS STRICTLY PROHIBITED AND WILL BE PUNISHED BY LAW.</small>				Doc No: B0370 Rev: 01
Page: 33 of 62				









CAD NOTE : PLACE ALL CAPS
 WITHIN 0.5 INCH OF
 CONNECTOR




Security Classification	LC Future Center Secret Data		
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		
Buzzer/Sata Cable/Debug P...		
Size	Document Number	Rev
	EQ370	0.7
Date:	Friday, January 05, 2018	Sheet 40 of 62




Security Classification	LC Fulham Center Secret Data		Title
Issued Date	2015/09/20	Design/Rev Date	2016/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FULHAM CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS SUBSIDIARIES WITHOUT THE WRITTEN CONSENT OF LC FULHAM CENTER. ANY UNAUTHORIZED REPRODUCTION OR DISCLOSURE OF THIS INFORMATION IS STRICTLY PROHIBITED.			PWRGD & Bleed Off Size: Document Number: EQ370 Date: 10/27/2016 10:28:38 AM Sheet: 41 of 52




PCH PCIeX4



RTD3 for PCIe8X SLOT



V3.3S PCIe SLOT GENERATION



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	PCIEX8	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	BQ370		Rev 0.7	
Date:	Friday, January 05, 2018	Sheet	42	of 62	







CONTROL PANEL / LED CIRCUITRY



POWER BUTTON & LED

COLOR	Function
G	HDD





Id = 25mA @ 2.8V (SPEC)
 Id = (5V-2.8V) / 330ohm = 5mA
 Sm * 3.2V = 16 mW
 0.1W (For Current limit R)

For NEC SKU:
 Remove:
 R765Q,Q42,R762
 SW1
 CR1
 Install:
 R779
 SW1
 CR1















Temperature Sensing
Current Mode



need change to 200pf CAD NOTE : Place MLCC Close to Thermal Diode

Acceptable Transistor Component
ST Micro: MMBT3904
ON Semiconductor: MMBT3904LT1
Fairchild Semiconductor: MMBT3904FSC7

Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAO DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			
Size	Document Number	Rev	
Custom	EQ370	0.7	
Date:	Friday, January 06, 2016	Sheet	48 of 62



Rp configuration

Rp: 1.5A (now)


Rp	M1	M0	Note
Rp: 900mA	0	1	R787/R785 mount
Rp: 1.5A	1	0	R784/R786 mount
Rp: 3.0A	1	1	R784/R785 mount

For c_VBUS power switch enable pin

Power switch enable pin	Note
Low Active	R791 mount
High Active	R796 mount

For c_VBUS power switch OCP pin

Power switch OCP pin	Note
Low Active	R800 mount
High Active	R802 mount



5

4

3

2

1

D

D

C


C

B

B

A

A

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	RTD3	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					Size Document Number EQ370
					Rev 07
Date: Friday, January 05, 2018					Sheet 47 of 62








5

4

3


2


1



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Mounting Hole/ PCB/ Metal			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Rev		
				Document Number		EQ370	
				Date:	Friday, January 05, 2018	Sheet	48 of 62







35W CPU OBP Setting

ID1	ID0	ADP	PR234	PR235	GBP SET	POINT
0	0	135W			6.97A	
0	1	90W	14.3K	33.2K	5.18A	
1	0	65W			3.86A	

65W CPU OBP Setting

ID1	ID0	ADP	PR234	PR235	GBP SET	POINT
0	0	135W			6.97A	
0	1	120W	30K	33.2K	5.18A	
1	0	90W			5.04A	
1	1	65W			4.03A	


Security Classification	LC Future Center Secret Data	
Issued Date	2013/08/06	Deciphered Date
		2013/08/05

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. WHETHER THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Title	DC_IN
Size	Document Number
System	EQ370
Date:	Friday, January 05, 2018
Sheet	50 of 82







Rev 1.7




www.teknisi-indonesia.com



Security Classification	LC Future Center Secret Data	Title	CPU_CORE IC
Issued Date	2013/08/05	Dispersed Date	2013/08/05
<small>THESE DOCUMENTS ARE UNCLASSIFIED AS A RESULT OF THE AUTOMATIC DECLASSIFICATION OF THE COMPANY'S INFORMATION. ANY REUSE OF THIS INFORMATION IS AT THE USER'S OWN RISK. THE COMPANY IS NOT RESPONSIBLE FOR ANY DAMAGE OR LOSS OF DATA ARISING FROM THE USE OF THIS INFORMATION. ANY REUSE OF THIS INFORMATION IS AT THE USER'S OWN RISK. THE COMPANY IS NOT RESPONSIBLE FOR ANY DAMAGE OR LOSS OF DATA ARISING FROM THE USE OF THIS INFORMATION.</small>			
Doc No	Doc Rev	Doc Date	Doc Ver
50370	01	2013/08/05	01




Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/05	Declassified Date	2013/08/05
VCCIA			
Doc ID	Document Number	Rev	1.1
59370		Page	32 of 32



VID1=0 V-1.52 V
 Vboot=0V
 DCR=1.05mohm
 LIR=39%
 TDC/Iccmax=30/45A
 OCP=150%~200%
 OVP=Vout+200mV
 UVP=Vout-300mV
 Fsw=400KHz
 Vin_Irms =7.3A
 Vout_ripple current = 8.8A
 Cin_CAP =80uF
 Cout_CAP =2533uF




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	VCCGT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Rev		Rev	
C	BQ370	0.7		0.7	
Date:	Friday, January 04, 2018	Sheet	53	of 62	



$V_o = 1.05V$
 $V_{in} = 20V$
 $FS = 300kHz$
 $OCF = 150\% - 200\%$
 $I_{out} = 11.1A$
 $DCR = 9mohm$
 $V_{in_Irms} = 2.5A$
 $V_{out_ripple\ current} = 3.3A$
 $C_{in_CAP} = 30uF$
 $C_{out_CAP} = 1130uF$
 $C_{out_CAP_ESR} = 7mohm$

$L = 1uH$
 $DCR = 10mohm$
 $Irms = 11A$
 $Isat = 22A$
 $Size = 7.24*6.72*3$






$V_{out} = 0.8 * (1 + R1/R2) = 1.05V$
 $OCP = 20mV / DCR * [(R_{cs1} + R_{cs2}) / R_{cs2}] = 17.7A$







Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				
Size	Custom	Document Number	Rev	
Date:	Friday, January 05, 2018	Sheet	54	of 62

Title		
VCCSA		
Size	Custom	Rev
Date:	Friday, January 05, 2018	07






+20V_DSW_ADP_5V3V_FILTER






+20V_DSW_ADP_5V3V_FILTER




+20V_DSW_ADP



+20V_DSW_ADP_5V3V_FILTER



Security Classification	LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. CENTER MEMBERS THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev	0.7
Date:	Friday, January 05, 2018	Sheet	66	of	62



$V_o = 1.2V$
 $V_{in} = 20V$
 $OCP = 18A$
 $I_{out} = 14A$
 $V_{in_rms} = 2.9A$
 $V_{out_ripple\ current} = 4.4A$
 $LIR = 36\%$
 $C_{in_CAP} = 20\mu F$
 $C_{out_CAP} = 284\mu F$
 $C_{out_CAP\ ESR} = 14m\Omega$
 $FSW = 380kHz$



$L = 0.68\mu H$
 $DCR = 5m\Omega$
 $I_{rms} = 15.5A$
 $I_{sat} = 25A$
 $Size = 7.24 \times 6.72 \times 3$


$V_{out} = 0.7 \times (1 + R1/R2) = 1.2V$
 $OCP = 10\mu A \times R_{ocset} / (8 \times R_{ds\ on})$
 $+ (V_{in} - V_{out}) / (V_{out} \times 2 \times L \times F_{sw})$
 $= 18A$


$V_{out} = 0.6V \pm 5\%$
 $V_{ref} = 0.6V$
 $Current\ limit = 2A$

$V_{out} = 2.5V \pm 5\%$
 $V_{ref} = 0.6V$
 $OCP = 4A$

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document	Number	Rev
Revision	EQ370		0.7
Date:	Friday, January 05, 2018	Sheet	67 of 62




Security Classification	LC Future Center Secret Data		Title	1V05&1V8	
Issued Date	2013/08/08	Deciphered Date	2013/08/05		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Date		Rev	0.7
Custom	EQ370	Friday, January 05, 2018		Sheet	58 of 62



$V_{out} = 0.8 * (1 + R1/R2) = 12.23V$
 $OCF = 10\mu A * R_{ocset} / (8 * R_{ds(on)}) = 10A$

$L = 3.3\mu H$
 $DCR = 30m\Omega$
 $I_{rms} = 5.5A$
 $I_{sat} = 13.5A$
 $Size = 7.24 * 6.72 * 3$

$V_o = 12V$
 $V_{in} = 20V$
 $OCF = 10A$
 $I_{out} = 5.5A$
 $DCR = 30m\Omega$
 $V_{out_ripple\ current} = 3.4A$
 $LIR = 34\%$
 $C_{in_CAP} = 50\mu F$
 $C_{out_CAP} = 220\mu F$
 $C_{out_CAP_ESR} = 22m\Omega$
 $FSW = 300kHz$



with Deep Sx support

source	destination		G3	DEEP S5	S0
board	PCH	VBAT			
board	PCH	RTCRST#			
PSU	board	+5VSB_DSW			
board	PCH	+3VSB_DSW			
board	PCH	PCH_DPWROK			
PCH	SIO	PCH_SUSWARN#			
SIO	PCH	PCH_SUSACK#			
PCH	SIO	SLP_SUS#			
board	board	+5V_S5			
board	PCH	+3V3_S5			
board	PCH	+1V0_PCH			
SIO	PCH	RSMRST#			

GPIO	Signal Name	Power Well	IN/OUT	Usage	GPIO	Signal Name	Power Well	IN/OUT	Usage	GPIO	Signal Name	Power Well	IN/OUT	Usage
GPIO_A0	GPP_A0_R0IN_N_ESPI_ALERT1_N	S83V	Native	KBRST#	GPIO_D0	GPP_D0_SPL1_CS_N	S83V	Native	N.C	GPIO_G0	GPP_G0_FAN_TACH_0	S83V	IN	CHASSIS_ID1
GPIO_A1	GPP_A1_LAD0_ESPI_IO0	S83V	Native	LFC_AD0	GPIO_D1	GPP_D1_SPL1_CLK	S83V	OUT	PW_LED_N	GPIO_G1	GPP_G1_FAN_TACH_1	S83V	IN	CHASSIS_ID2
GPIO_A2	GPP_A2_LAD1_ESPI_IO1	S83V	Native	LPC_AD1	GPIO_D2	GPP_D2_SPL1_MISO	S83V	IN	PD_PCH_GPP_D_2	GPIO_G2	GPP_G2_FAN_TACH_2	S83V	IN	H_PROCHOT_PCH_N
GPIO_A3	GPP_A3_LAD2_ESPI_IO2	S83V	Native	LPC_AD2	GPIO_D3	GPP_D3_SPL1_MOSI	S83V	IN	FD_PCH_GPP_D_3	GPIO_G3	GPP_G3_FAN_TACH_3	S83V	Native	PCH_BMC_FOURCE_INT_N
GPIO_A4	GPP_A4_LAD3_ESPI_IO3	S83V	Native	LPC_AD3	GPIO_D4	GPP_D4_ISH_I2C2_SDA	S83V	OUT	SUS_LED_N	GPIO_G4	GPP_G4_FAN_TACH_4	S83V	Native	N.C
GPIO_A5	GPP_A5_LFRAME_N_ESPI_CS_N	S83V	Native	LPC_FRAME#	GPIO_D5	GPP_D5_SSP0_SFRM	S83V	Native	N.C	GPIO_G5	GPP_G5_FAN_TACH_5	S83V	Native	N.C
GPIO_A6	GPP_A6_SERIRQ	S83V	Native	LPC_SERIRQ	GPIO_D6	GPP_D6_SSP0_TXD	S83V	Native	N.C	GPIO_G6	GPP_G6_FAN_TACH_6	S83V	Native	N.C
GPIO_A7	GPP_A7_PIRQA_N_ESPI_ALERT0_N	S83V	Native	LPC_DRQ#0	GPIO_D7	GPP_D7_SSP0_RXD	S83V	Native	N.C	GPIO_G7	GPP_G7_FAN_TACH_7	S83V	Native	N.C
GPIO_A8	GPP_A8_CLKRUN_N	S83V	Native	CLKRUN#	GPIO_D8	GPP_D8_SSP0_SCLK	S83V	Native	N.C	GPIO_G8	GPP_G8_FAN_PWM_0	S83V	Native	N.C
GPIO_A9	GPP_A9_CLKOUT_LPC0_ESPI_CLK	S83V	Native	LEO_CHIP_CLK	GPIO_D9	GPP_D9_ISH_SPL_CS_N	S83V	Native	N.C	GPIO_G9	GPP_G9_FAN_PWM_1	S83V	Native	N.C
GPIO_A10	GPP_A10_CLKOUT_LPC1	S83V	Native	PCH_CLK_24M	GPIO_D10	GPP_D10_ISH_SPL_CLK	S83V	Native	N.C	GPIO_G10	GPP_G10_FAN_PWM_2	S83V	Native	N.C
GPIO_A11	GPP_A11_PME_N	S83V	Native	SIO_PME#	GPIO_D11	GPP_D11_ISH_SPL_MISO	S83V	IN	FUSB_G1	GPIO_G11	GPP_G11_FAN_PWM_3	S83V	IN	BMC_THROTTLE_N
GPIO_A12	GPP_A12_BMIBUS_N	S83V	Native	BMIBUS#	GPIO_D12	GPP_D12_ISH_SPL_MOSI	S83V	IN	FUSB_G2	GPIO_G12	GPP_G12_GSXLOAD	S83V	IN	GPP_G0
GPIO_A13	GPP_A13_SUSWARN_N_SUSPWRDNACK	S83V	Native	PCH_SUSWARN#	GPIO_D13	GPP_D13_ISH_UART0_RXD	S83V	IN	FUSB_G3	GPIO_G13	GPP_G13_GSXLOAD	S83V	IN	GPP_G1
GPIO_A14	GPP_A14_SUS_STAT_N_ESPI_RST_N	S83V	Native	SUS_STAT#	GPIO_D14	GPP_D14_ISH_UART0_TXD	S83V	IN	PS2_PINHEADER_N	GPIO_G14	GPP_G14_GSXIDIN	S83V	IN	GPP_G2
GPIO_A15	GPP_A15_SUSACK_N	S83V	Native	PCH_SUSACK#	GPIO_D15	GPP_D15_ISH_UART0_RTS_N	S83V	IN	LPT_DET#	GPIO_G15	GPP_G15_GSXSRESET_N	S83V	IN	GPP_G3
GPIO_A16	GPP_A16_CLKOUT_48	S83V	Native	N.C	GPIO_D16	GPP_D16_ISH_UART0_CTS_N	S83V	Native	N.C	GPIO_G16	GPP_G16_GSXCLK	S83V	IN	GPP_G4
GPIO_A17	GPP_A17_ISH_GP0	S83V	OUT	DISABLE_N	GPIO_D17	GPP_D17_DMIC_CLK	S83V	Native	COM_WAKE#	GPIO_G17	GPP_G17_ACR_COMPLETE	S83V	IN	GPP_G5
GPIO_A18	GPP_A18_ISH_GP0	S83V	IN	OE#	GPIO_D18	GPP_D18_DMIC_DATA1	S83V	IN	PCH_GPIO_D18	GPIO_G18	GPP_G18_NMI_N	S83V	Native	FM_NMI_EVENT_N
GPIO_A19	GPP_A19_ISH_GP1	S83V	Native	N.C	GPIO_D19	GPP_D19_DMIC_CLK0	S83V	Native	N.C	GPIO_G19	GPP_G19_SMI_N	S83V	IN	SIO_SCI_N
GPIO_A20	GPP_A20_ISH_GP2	S83V	OUT	SEL#	GPIO_D20	GPP_D20_DMIC_DATA0	S83V	Native	N.C	GPIO_G20	GPP_G20	S83V	Native	BMC_READY
GPIO_A21	GPP_A21_ISH_GP3	S83V	IN	WLAN_DETECT_N	GPIO_D21	GPP_D21_SPT1_IO2	S83V	Native	N.C	GPIO_G21	GPP_G21	S83V	IN	PCH_GPIO20
GPIO_A22	GPP_A22_ISH_GP4	S83V	IN	COM_GPIO1	GPIO_D22	GPP_D22_SPT1_IO3	S83V	Native	N.C	GPIO_G22	GPP_G22	S83V	Native	BMC_CARD_DET_R_N
GPIO_A23	GPP_A23_ISH_GP5	S83V	IN	LEO_CHIP_GPIO	GPIO_D23	GPP_D23_ISH_I2C2_SCL	S83V	Native	N.C	GPIO_G23	GPP_G23	S83V	OUT	VGA_URDBG
GPIO_B0	GPP_B0	S83V	Native	N.C	GPIO_E0	GPP_E0_SATAXPIC10_SATAGP	S83V	Native	N.C	GPIO_H0	GPP_H0_SRCLCKREQ09_N	S83V	Native	FM_MEM_THERM_EVENT_LVT3_N
GPIO_B1	GPP_B1	S83V	Native	N.C	GPIO_E1	GPP_E1_SATAXPIC11_SATAGP1	S83V	Native	N.C	GPIO_H1	GPP_H1_SRCLCKREQ07_N	S83V	Native	FM_NMI_THROTTLE_N
GPIO_B2	GPP_B2_VRALERT_N	S83V	Native	PCH_VRALERT#	GPIO_E2	GPP_E2_SATAXPIC12_SATAGP2	S83V	Native	N.C	GPIO_H2	GPP_H2_SRCLCKREQ08_N	S83V	OUT	FM_CATERR_N
GPIO_B3	GPP_B3_CPU_GP2	S83V	Native	N.C	GPIO_E3	GPP_E3_CPU_GP0	S83V	Native	BMC_PCH_SCI_N	GPIO_H3	GPP_H3_SRCLCKREQ09_N	S83V	Native	PCH_BMC_ALERT
GPIO_B4	GPP_B4_CPU_GP3	S83V	Native	N.C	GPIO_E4	GPP_E4_DEVSLEP0	S83V	Native	BMC_FORCE_SMI_N	GPIO_H4	GPP_H4_SRCLCKREQ10_N	S83V	Native	N.C
GPIO_B5	GPP_B5_SRCLCKREQ0_N	S83V	IN	PCIE10_PRSNT2_R2_N	GPIO_E5	GPP_E5_DEVSLEP1	S83V	Native	N.C	GPIO_H5	GPP_H5_SRCLCKREQ11_N	S83V	Native	N.C
GPIO_B6	GPP_B6_SRCLCKREQ1_N	S83V	Native	PCIE10REQ1#	GPIO_E6	GPP_E6_DEVSLEP2	S83V	Native	N.C	GPIO_H6	GPP_H6_SRCLCKREQ12_N	S83V	Native	N.C
GPIO_B7	GPP_B7_SRCLCKREQ2_N	S83V	Native	PCIE14_SLOTT0_PRSNT2_R_N	GPIO_E7	GPP_E7_CPU_GP1	S83V	Native	N.C	GPIO_H7	GPP_H7_SRCLCKREQ13_N	S83V	Native	N.C
GPIO_B8	GPP_B8_SRCLCKREQ3_N	S83V	IN	CLK_REQ1_M2_WLAN_N	GPIO_E8	GPP_E8_SATALED#	S83V	OUT	SATA_LED#	GPIO_H8	GPP_H8_SRCLCKREQ14_N	S83V	Native	N.C
GPIO_B9	GPP_B9_SRCLCKREQ4_N	S83V	Native	CLK_REQ1_M2_SSD#	GPIO_E9	GPP_E9_USB2_OC0_N	S83V	Native	USB_OC#0#0	GPIO_H9	GPP_H9_SRCLCKREQ15_N	S83V	Native	N.C
GPIO_B10	GPP_B10_SRCLCKREQ05_N	S83V	Native	N.C	GPIO_E10	GPP_E10_USB2_OC1_N	S83V	Native	USB_OC#1#	GPIO_H10	GPP_H10_SML2CLK	S83V	OUT	WIRELESS_EN2
GPIO_B11	GPP_B11	S83V	Native	N.C	GPIO_E11	GPP_E11_USB2_OC2_N	S83V	Native	USB_OC#2#	GPIO_H11	GPP_H11_SML2DATA	S83V	OUT	WIRELESS_EN
GPIO_B12	GPP_B12_SLP_S0_N	S83V	Native	SIF_S0#	GPIO_E12	GPP_E12_USB2_OC3_N	S83V	Native	USB_OC#3#	GPIO_H12	GPP_H12_SML2ALERT_N	S83V	Native	FM_ESPI_FLASH_MODE
GPIO_B13	GPP_B13_PLTRST_N	S83V	Native	PLTRST#	GPIO_F0	GPP_F0_SATAXPIC14_SATAGP	S83V	Native	PCH_GPIO_F1	GPIO_H13	GPP_H13_SML3CLK	S83V	Native	N.C
GPIO_B14	GPP_B14_SPKR	S83V	Native	SPKR	GPIO_F1	GPP_F1_SATAXPIC15_SATAGP4	S83V	IN	M2_SSD1_PEDDET#	GPIO_H14	GPP_H14_SML3DATA	S83V	Native	N.C
GPIO_B15	GPP_B15_GSP10_CS_N	S83V	Native	N.C	GPIO_F2	GPP_F2_SATAXPIC16_SATAGP5	S83V	Native	PCH_GPIO_F2	GPIO_H15	GPP_H15_SML3ALERT_N	S83V	Native	PCH_GPP_H15
GPIO_B16	GPP_B16_GSP10_CLK	S83V	Native	N.C	GPIO_F3	GPP_F3_SATAXPIC18_SATAGP8	S83V	Native	N.C	GPIO_H16	GPP_H16_SML4CLK	S83V	Native	N.C
GPIO_B17	GPP_B17_GSP10_MISO	S83V	Native	N.C	GPIO_F4	GPP_F4_SATAXPIC17_SATAGP7	S83V	Native	TP20	GPIO_H17	GPP_H17_SML4DATA	S83V	Native	N.C
GPIO_B18	GPP_B18_GSP10_MOSI	S83V	Native	REBOOT_STRAP	GPIO_F5	GPP_F5_DEVSLEP3	S83V	IN	SPI_SIRQ#	GPIO_H18	GPP_H18_SML4ALERT_N	S83V	Native	PCH_GPP_H18
GPIO_B19	GPP_B19_GSP11_CS_N	S83V	Native	N.C	GPIO_F6	GPP_F6_DEVSLEP4	S83V	Native	PCH_GPIO_F6	GPIO_H19	GPP_H19_ISH_I2C0_SDA	S83V	Native	N.C
GPIO_B20	GPP_B20_GSP11_CLK	S83V	IN	SII#	GPIO_F7	GPP_F7_DEVSLEP5	S83V	Native	SBD1_SATA_DEVSLEP	GPIO_H20	GPP_H20_ISH_I2C0_SCL	S83V	Native	N.C
GPIO_B21	GPP_B21_GSP11_MISO	S83V	Native	N.C	GPIO_F8	GPP_F8_DEVSLEP6	S83V	Native	N.C	GPIO_H21	GPP_H21_ISH_I2C1_SDA	S83V	Native	N.C
GPIO_B22	GPP_B22_GSP11_MOSI	S83V	IN	BBS_STRAP	GPIO_F9	GPP_F9_DEVSLEP7	S83V	Native	USB_DISABLE#	GPIO_H22	GPP_H22_ISH_I2C1_SCL	S83V	Native	N.C
GPIO_B23	GPP_B23_SML1ALERT_N_PCHHOT_N	S83V	IN	SMLINK1_ALERT_N	GPIO_F10	GPP_F10_SFCLOCK	S83V	OUT	N.C	GPIO_H23	GPP_H23	S83V	Native	N.C
GPIO_C0	GPP_C0_SMBCLK	S83V	Native	SMBCLK_R	GPIO_F11	GPP_F11_SLOAD	S83V	OUT	N.C	GPIO_I0	GPP_I0_DDPB_HPD0	S83V	IN	VGA_DD3_HPD
GPIO_C1	GPP_C1_SMBDATE	S83V	Native	SMBDATA_R	GPIO_F12	GPP_F12_SDATAOUT1	S83V	OUT	N.C	GPIO_I1	GPP_I1_DDPB_HPD1	S83V	IN	DP_DDPB_HPD
GPIO_C2	GPP_C2_SMBALERT_N	S83V	Native	TLS_STRAP	GPIO_F13	GPP_F13_SDATAOUT0	S83V	OUT	N.C	GPIO_I2	GPP_I2_DDPB_HPD2	S83V	IN	DP_DDPB_HPD
GPIO_C3	GPP_C3_SMLCLK	S83V	Native	SMLD_CLK	GPIO_F14	GPP_F14	S83V	IN	SKTOCC#	GPIO_I3	GPP_I3_DDPB_HPD3	S83V	IN	DP_SDA
GPIO_C4	GPP_C4_SMLDATA	S83V	Native	SMLD_DATA	GPIO_F15	GPP_F15_USB2_OC8_4	S83V	Native	USB_OC#4#	GPIO_I4	GPP_I4_EDP_HPD	S83V	IN	U2_BD7
GPIO_C5	GPP_C5_SMLALERT_N	S83V	Native	ESPI_STRAP	GPIO_F16	GPP_F16_USB2_OC8_5	S83V	Native	USB_OC#5#	GPIO_I5	GPP_I5_DDPB_CTRLCLK	S83V	Native	TP30
GPIO_C6	GPP_C6_SMLCLK	S83V	Native	SMLI_CLK	GPIO_F17	GPP_F17_USB2_OC8_6	S83V	Native	USB_OC#6#	GPIO_I6	GPP_I6_DDPB_CTRLCLK	S83V	Native	DDPD_CTRLDATA
GPIO_C7	GPP_C7_SML1DATA	S83V	Native	SMLI_DATA	GPIO_F18	GPP_F18_USB2_OC8_7	S83V	Native	USB_OC#7#	GPIO_I7	GPP_I7_DDPB_CTRLCLK	S83V	Native	DP_DDPB_CTRLCLK
GPIO_C8	GPP_C8_UART0_RXD	S83V	IN	CLR_CMOS	GPIO_F19	GPP_F19_EDP_VDDEN	S83V	Native	N.C	GPIO_I8	GPP_I8_DDPB_CTRLDATA	S83V	Native	DP_DDPB_CTRLDATA
GPIO_C9	GPP_C9_UART0_TXD	S83V	Native	N.C	GPIO_F20	GPP_F20_EDP_BILTEN	S83V	Native	N.C	GPIO_I9	GPP_I9_DDPD_CTRLCLK	S83V	Native	DP_DDPD_CTRLCLK
GPIO_C10	GPP_C10_UART0_RTS	S83V	Native	IBUTTON	GPIO_F21	GPP_F21_EDP_BKLTCTL	S83V	Native	N.C	GPIO_I10	GPP_I10_DDPD_CTRLDATA	S83V	Native	DP_DDPD_CTRLDATA
GPIO_C11	GPP_C11_UART0_CTS_N	S83V	Native	N.C	GPIO_F22	GPP_F22	S83V	OUT	PCH_GPIO_F22					
GPIO_C12	GPP_C12_UART1_RXD_ISH_UART1_RXD	S83V	IN	PCH_GPIO22	GPIO_F23	GPP_F23	S83V	Native	N.C					
GPIO_C13	GPP_C13_UART1_TXD_ISH_UART1_TXD	S83V	IN	PCH_GPIO23	GPIO_D0	GPIO_D0_BATLOW_N	S83V_DSW	Native	PCH_BATLOW#					
GPIO_C14	GPP_C14_UART1_RTS_N_ISH_UART1_RTS	S83V	IN	PCH_GPIO21	GPIO_D1	GPIO_D1_ACPRESENT	S83V_DSW	Native	SUS_LED_N					
GPIO_C15	GPP_C15_UART1_CTS_N_ISH_UART1_CTS	S83V	OUT	WLAN_DISABLE_N	GPIO_D2	GPIO_D2_LAN_WAKE_N	S83V_DSW	Native	LAN_WAKE#_C					
GPIO_C16	GPP_C16_I2C0_SDA	S83V	Native	N.C	GPIO_D3	GPIO_D3_PHRBTN_N	S83V_DSW	Native	PHRBTN#					
GPIO_C17	GPP_C17_I2C0_SCL	S83V	Native	N.C	GPIO_D4	GPIO_D4_SLP_S3_N	S83V_DSW	Native	SLP_S3#					
GPIO_C18	GPP_C18_I2C1_SDA	S83V	Native	N.C	GPIO_D5	GPIO_D5_SLP_S4_N	S83V_DSW	Native	SLP_S4#					
GPIO_C19	GPP_C19_I2C1_SCL	S83V	Native	N.C	GPIO_D6	GPIO_D6_SLP_A	S83V_DSW	Native	PCH_SLP_A#					
GPIO_C20	GPP_C20_UART2_RXD	S83V	Native	N.C	GPIO_D7	GPIO_D7_USB2_WAKEOUT_N	S83V_DSW	Native	N.C					
GPIO_C21	GPP_C21_UART2_TXD	S83V	Native	N.C	GPIO_D8	GPIO_D8_SUSCLK	S83V_DSW	Native	SUSCLK					
GPIO_C22	GPP_C22_UART2_RTS_N	S83V	Native	N.C	GPIO_D9	GPIO_D9_SLP_WLAN_N	S83V_DSW	Native	N.C					
GPIO_C23	GPP_C23_UART2_CTS_N	S83V	Native	N.C	GPIO_D10	GPIO_D10_SLP_S5_N	S83V_DSW	Native	SLP_S5#					
					GPIO_D11	GPIO_D11_LANPHYPC	S83V_DSW	Native	LAN_DISABLE#					

GPIO	Signal Name	Power Well	IN/OUT	Usage	
GPIO00	PWMOUT/TACHIN/GPIO00	3	S83V	IN	FM_CATERR_N
GPIO06	GPIO06/BIFD0_C01	14	S83V	OUT	IE_C01L
GPIO08	SII#OV#GPI08	2	S83V	---	SIO_SCI_N
GPIO74	GPIO74 / TACHIN / PWMOUT	37	S83V	OD	BMC_THROTTLE_N
GPIO77	SKTOCC# / GPIO77	102	S83V	IN	IS10X1 BOARDID
GPIO06	P_SS_0_SVSS5W_LATCH_BIFD0_C01 / GP	70	S83V	OUT	USB_PSS_P0N
GPIO06	SVSS5W/GPI06/SLEP_SUS#	88	SV_DSW	OUT	SIO_SCI_N
GPIO04	GPIO04/SLEP_SUS_FET	88	SV_DSW	IN	COM_WAKE#

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	POWER Sequence	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	EQ370		Rev 07	
Date:	Friday, January 06, 2016	Sheet	61	of 62	

GPIO	Signal Name	Power Well	IN/OUT	Usage	GPIO	Signal Name	Power Well	IN/OUT	Usage	GPIO	Signal Name	Power Well	IN/OUT	Usage
GPP_A0	GPP_A0_R0IN_N_ESPI_ALERT1_N	S83V	Native	KBRST#	GPP_D0	GPP_D0_SPL1_CS_N	S83V	Native	N.C	GPP_G0	GPP_G0_FAN_TACH_0	S83V	IN	CHASSIS_ID1
GPP_A1	GPP_A1_LAD0_ESPI_00	S83V	Native	LFC_AD0	GPP_D1	GPP_D1_SPL1_CLK	S83V	OUT	PW_LED_N	GPP_G1	GPP_G1_FAN_TACH_1	S83V	IN	CHASSIS_ID2
GPP_A2	GPP_A2_LAD1_ESPI_01	S83V	Native	LPC_AD1	GPP_D2	GPP_D2_SPL1_MISO	S83V	IN	PD_PCH_GPP_D_2	GPP_G2	GPP_G2_FAN_TACH_2	S83V	IN	H_PROCHOT_PCH_N
GPP_A3	GPP_A3_LAD2_ESPI_02	S83V	Native	LPC_AD2	GPP_D3	GPP_D3_SPL1_MOSI	S83V	IN	PD_PCH_GPP_D_3	GPP_G3	GPP_G3_FAN_TACH_3	S83V	Native	PCH_BMC_FOURCE_INT_N
GPP_A4	GPP_A4_LAD3_ESPI_03	S83V	Native	LPC_AD3	GPP_D4	GPP_D4_ISH_I2C2_SDA	S83V	OUT	SUS_LED_N	GPP_G4	GPP_G4_FAN_TACH_4	S83V	Native	N.C
GPP_A5	GPP_A5_LFRAME_N_ESPI_CS_N	S83V	Native	LPC_FRAME#	GPP_D5	GPP_D5_SSP0_SFRM	S83V	Native	N.C	GPP_G5	GPP_G5_FAN_TACH_5	S83V	Native	N.C
GPP_A6	GPP_A6_SERIRQ	S83V	Native	LPC_SERIRQ	GPP_D6	GPP_D6_SSP0_TXD	S83V	Native	N.C	GPP_G6	GPP_G6_FAN_TACH_6	S83V	Native	N.C
GPP_A7	GPP_A7_PIRQA_N_ESPI_ALERT0_N	S83V	Native	LPC_DRQ#0	GPP_D7	GPP_D7_SSP0_RXD	S83V	Native	N.C	GPP_G7	GPP_G7_FAN_TACH_7	S83V	Native	N.C
GPP_A8	GPP_A8_CLKRUN_N	S83V	Native	CLKRUN#	GPP_D8	GPP_D8_SSP0_SCLK	S83V	Native	N.C	GPP_G8	GPP_G8_FAN_PWM_0	S83V	Native	N.C
GPP_A9	GPP_A9_CLKOUT_LPC0_ESPI_CLK	S83V	Native	LEO_CHIP_CLK	GPP_D9	GPP_D9_ISH_SPL_CS_N	S83V	Native	N.C	GPP_G9	GPP_G9_FAN_PWM_1	S83V	Native	N.C
GPP_A10	GPP_A10_CLKOUT_LPC1	S83V	Native	PCH_CLK_24M	GPP_D10	GPP_D10_ISH_SPL_CLK	S83V	Native	N.C	GPP_G10	GPP_G10_FAN_PWM_2	S83V	Native	N.C
GPP_A11	GPP_A11_PME_N	S83V	Native	SIO_PME#	GPP_D11	GPP_D11_ISH_SPL_MISO	S83V	IN	FUSB_G1	GPP_G11	GPP_G11_FAN_PWM_3	S83V	IN	BMC_THROTTLE_N
GPP_A12	GPP_A12_BIMBUSY_N	S83V	Native	BIMBUSY#	GPP_D12	GPP_D12_ISH_SPL_MOSI	S83V	IN	FUSB_G2	GPP_G12	GPP_G12_GSXDOUT	S83V	IN	GPP_G0
GPP_A13	GPP_A13_SUSWARN_N_SUSPWRDNACK	S83V	Native	PCH_SUSWARN#	GPP_D13	GPP_D13_ISH_UART0_RXD	S83V	IN	FUSB_G3	GPP_G13	GPP_G13_GSXSLOAD	S83V	IN	GPP_G1
GPP_A14	GPP_A14_SUS_STAT_N_ESPI_RST_N	S83V	Native	SUS_STAT#	GPP_D14	GPP_D14_ISH_UART0_TXD	S83V	IN	PS2_PINHEADER_N	GPP_G14	GPP_G14_GSXDIN	S83V	IN	GPP_G2
GPP_A15	GPP_A15_SUSACK_N	S83V	Native	PCH_SUSACK#	GPP_D15	GPP_D15_ISH_UART0_RTS_N	S83V	IN	LPT_DET#	GPP_G15	GPP_G15_GSXSRESET_N	S83V	IN	GPP_G3
GPP_A16	GPP_A16_CLKOUT_48	S83V	Native	N.C	GPP_D16	GPP_D16_ISH_UART0_CTS_N	S83V	Native	N.C	GPP_G16	GPP_G16_GSCLK	S83V	IN	GPP_G4
GPP_A17	GPP_A17_ISH_GP0	S83V	OUT	IO_DISABLE_N	GPP_D17	GPP_D17_DMIC_CLK	S83V	Native	COM_WAKE#	GPP_G17	GPP_G17_ACR_COMPLETE	S83V	IN	GPP_G5
GPP_A18	GPP_A18_ISH_GP0	S83V	IN	OE#	GPP_D18	GPP_D18_DMIC_DATA1	S83V	IN	PCH_GPIO_D18	GPP_G18	GPP_G18_NMI_N	S83V	Native	FM_NMI_EVENT_N
GPP_A19	GPP_A19_ISH_GP1	S83V	Native	N.C	GPP_D19	GPP_D19_DMIC_CLK0	S83V	Native	N.C	GPP_G19	GPP_G19_SMI_N	S83V	IN	SIO_SCI_N
GPP_A20	GPP_A20_ISH_GP2	S83V	OUT	SEL#	GPP_D20	GPP_D20_DMIC_DATA0	S83V	Native	N.C	GPP_G20	GPP_G20	S83V	Native	BMC_READY
GPP_A21	GPP_A21_ISH_GP3	S83V	IN	WLAN_DETECT_N	GPP_D21	GPP_D21_SPT1_I02	S83V	Native	N.C	GPP_G21	GPP_G21	S83V	IN	PCH_GPIO20
GPP_A22	GPP_A22_ISH_GP4	S83V	IN	COM_GPIO1	GPP_D22	GPP_D22_SPT1_I03	S83V	Native	N.C	GPP_G22	GPP_G22	S83V	Native	BMC_CARD_DET_R_N
GPP_A23	GPP_A23_ISH_GP5	S83V	IN	LEO_CHIP_GPIO	GPP_D23	GPP_D23_ISH_I2C2_SCL	S83V	Native	N.C	GPP_G23	GPP_G23	S83V	OUT	VGA_URDBG
GPP_B0	GPP_B0	S83V	Native	N.C	GPP_E0	GPP_E0_SATAXPIC10_SATAGP	S83V	Native	N.C	GPP_H0	GPP_H0_SRCLCKREQ09_N	S83V	Native	FM_MEM_THERM_EVENT_LVT3_N
GPP_B1	GPP_B1	S83V	Native	N.C	GPP_E1	GPP_E1_SATAXPIC11_SATAGP1	S83V	Native	N.C	GPP_H1	GPP_H1_SRCLCKREQ07_N	S83V	Native	FM_NMI_THROTTLE_N
GPP_B2	GPP_B2_VRALERT_N	S83V	Native	PCH_VRALERT#	GPP_E2	GPP_E2_SATAXPIC12_SATAGP2	S83V	Native	N.C	GPP_H2	GPP_H2_SRCLCKREQ08_N	S83V	OUT	FM_CATERR_N
GPP_B3	GPP_B3_CPU_GP2	S83V	Native	N.C	GPP_E3	GPP_E3_CPU_GP0	S83V	Native	BMC_PCH_SCI_N	GPP_H3	GPP_H3_SRCLCKREQ09_N	S83V	Native	PCH_BMC_ALERT
GPP_B4	GPP_B4_CPU_GP3	S83V	Native	N.C	GPP_E4	GPP_E4_DEVSLEP0	S83V	Native	BMC_FORCE_SMI_N	GPP_H4	GPP_H4_SRCLCKREQ10_N	S83V	Native	N.C
GPP_B5	GPP_B5_SRCLCKREQ0_N	S83V	IN	PCIE10_PRSNT2_R2_N	GPP_E5	GPP_E5_DEVSLEP1	S83V	Native	N.C	GPP_H5	GPP_H5_SRCLCKREQ11_N	S83V	Native	N.C
GPP_B6	GPP_B6_SRCLCKREQ1_N	S83V	Native	PCIE10REQ1#	GPP_E6	GPP_E6_DEVSLEP2	S83V	Native	N.C	GPP_H6	GPP_H6_SRCLCKREQ12_N	S83V	Native	N.C
GPP_B7	GPP_B7_SRCLCKREQ2_N	S83V	IN	PCIE14_SLOI0_PRSNT2_R_N	GPP_E7	GPP_E7_CPU_GP1	S83V	Native	N.C	GPP_H7	GPP_H7_SRCLCKREQ13_N	S83V	Native	N.C
GPP_B8	GPP_B8_SRCLCKREQ3_N	S83V	IN	CLK_REQ1_M2_WLAN_N	GPP_E8	GPP_E8_SATALED#	S83V	OUT	SATA_LED#	GPP_H8	GPP_H8_SRCLCKREQ14_N	S83V	Native	N.C
GPP_B9	GPP_B9_SRCLCKREQ4_N	S83V	Native	CLK_REQ1_M2_SSD#	GPP_E9	GPP_E9_USB2_OC0_N	S83V	Native	USB_OC#0#0	GPP_H9	GPP_H9_SRCLCKREQ15_N	S83V	Native	N.C
GPP_B10	GPP_B10_SRCLCKREQ05_N	S83V	Native	N.C	GPP_E10	GPP_E10_USB2_OC1_N	S83V	Native	USB_OC#1#1	GPP_H10	GPP_H10_SML2CLK	S83V	OUT	WIRELESS_EN2
GPP_B11	GPP_B11	S83V	Native	N.C	GPP_E11	GPP_E11_USB2_OC2_N	S83V	Native	USB_OC#2#2	GPP_H11	GPP_H11_SML2DATA	S83V	OUT	WIRELESS_EN
GPP_B12	GPP_B12_SLP_S0_N	S83V	Native	SIF_S0#	GPP_E12	GPP_E12_USB2_OC3_N	S83V	Native	USB_OC#3#3	GPP_H12	GPP_H12_SML2ALERT_N	S83V	Native	FM_ESPI_FLASH_MODE
GPP_B13	GPP_B13_PLTRST_N	S83V	Native	PLTRST#	GPP_E13	GPP_E13_USB2_OC6_5	S83V	Native	PCH_GPIO_F1	GPP_H13	GPP_H13_SML3CLK	S83V	Native	N.C
GPP_B14	GPP_B14_SPKR	S83V	Native	SPKR	GPP_F1	GPP_F1_SATAXPIC14_SATAGP4	S83V	IN	M2_SSD1_PEDDET#	GPP_H14	GPP_H14_SML3DATA	S83V	Native	N.C
GPP_B15	GPP_B15_GSP10_CS_N	S83V	Native	N.C	GPP_F2	GPP_F2_SATAXPIC15_SATAGP5	S83V	Native	PCH_GPIO_F2	GPP_H15	GPP_H15_SML3ALERT_N	S83V	Native	PCH_GPP_H15
GPP_B16	GPP_B16_GSP10_CLK	S83V	Native	N.C	GPP_F3	GPP_F3_SATAXPIC16_SATAGP6	S83V	Native	N.C	GPP_H16	GPP_H16_SML4CLK	S83V	Native	N.C
GPP_B17	GPP_B17_GSP10_MISO	S83V	Native	N.C	GPP_F4	GPP_F4_SATAXPIC17_SATAGP7	S83V	Native	TP20	GPP_H17	GPP_H17_SML4DATA	S83V	Native	N.C
GPP_B18	GPP_B18_GSP10_MOSI	S83V	Native	REBOOT_STRAP	GPP_F5	GPP_F5_DEVSLEP3	S83V	IN	SPI_SIRQ#	GPP_H18	GPP_H18_SML4ALERT_N	S83V	Native	PCH_GPP_H18
GPP_B19	GPP_B19_GSP11_CS_N	S83V	Native	N.C	GPP_F6	GPP_F6_DEVSLEP4	S83V	Native	PCH_GPIO_F6	GPP_H19	GPP_H19_ISH_I2C0_SDA	S83V	Native	N.C
GPP_B20	GPP_B20_GSP11_CLK	S83V	IN	SII#	GPP_F7	GPP_F7_DEVSLEP5	S83V	Native	SBD1_SATA_DEVSLEP	GPP_H20	GPP_H20_ISH_I2C0_SCL	S83V	Native	N.C
GPP_B21	GPP_B21_GSP11_MISO	S83V	Native	N.C	GPP_F8	GPP_F8_DEVSLEP6	S83V	Native	N.C	GPP_H21	GPP_H21_ISH_I2C1_SDA	S83V	Native	N.C
GPP_B22	GPP_B22_GSP11_MOSI	S83V	IN	BBS_STRAP	GPP_F9	GPP_F9_DEVSLEP7	S83V	Native	USB_DISABLE#	GPP_H22	GPP_H22_ISH_I2C1_SCL	S83V	Native	N.C
GPP_B23	GPP_B23_SML1ALERT_N_PCHHOT_N	S83V	IN	SMLINK1_ALERT_N	GPP_F10	GPP_F10_SFCLOCK	S83V	OUT	N.C	GPP_H23	GPP_H23	S83V	Native	N.C
GPP_C0	GPP_C0_SMBCLK	S83V	Native	SMBCLK_R	GPP_F11	GPP_F11_SLOAD	S83V	OUT	N.C	GPP_I0	GPP_I0_DDPB_HPD0	S83V	IN	VGA_DD13_HPD
GPP_C1	GPP_C1_SMBDATE	S83V	Native	SMBDATA_R	GPP_F12	GPP_F12_SDATAOUT1	S83V	OUT	N.C	GPP_I1	GPP_I1_DDPB_HPD1	S83V	IN	DP_DDPB_HPD
GPP_C2	GPP_C2_SMBALERT_N	S83V	Native	TLS_STRAP	GPP_F13	GPP_F13_SDATAOUT0	S83V	OUT	N.C	GPP_I2	GPP_I2_DDPB_HPD2	S83V	IN	DP_DDPB_HPD
GPP_C3	GPP_C3_SMLCLK	S83V	Native	SMLD_CLK	GPP_F14	GPP_F14	S83V	IN	SKTOCC#	GPP_I3	GPP_I3_DDPB_HPD3	S83V	IN	DP_SDA
GPP_C4	GPP_C4_SMLDATA	S83V	Native	SMLD_DATA	GPP_F15	GPP_F15_USB2_OC8_6	S83V	Native	USB_OC#4#4	GPP_I4	GPP_I4_EDP_HPD	S83V	IN	U2_BD7
GPP_C5	GPP_C5_SMLALERT_N	S83V	Native	ESPI_STRAP	GPP_F16	GPP_F16_USB2_OC8_5	S83V	Native	USB_OC#5#5	GPP_I5	GPP_I5_DDPB_CTRLCLK	S83V	Native	TP30
GPP_C6	GPP_C6_SMLCLK	S83V	Native	SMLI_CLK	GPP_F17	GPP_F17_USB2_OC8_6	S83V	Native	USB_OC#6#6	GPP_I6	GPP_I6_DDPB_CTRLCLK	S83V	Native	DDPD_CTRLDATA
GPP_C7	GPP_C7_SML1DATA	S83V	Native	SMLI_DATA	GPP_F18	GPP_F18_USB2_OC8_7	S83V	Native	USB_OC#7#7	GPP_I7	GPP_I7_DDPB_CTRLCLK	S83V	Native	DP_DDPB_CTRLCLK
GPP_C8	GPP_C8_UART0_RXD	S83V	IN	CLR_CMOS	GPP_F19	GPP_F19_EDP_VDDEN	S83V	Native	N.C	GPP_I8	GPP_I8_DDPB_CTRLCLK	S83V	Native	DP_DDPB_CTRLDATA
GPP_C9	GPP_C9_UART0_TXD	S83V	Native	N.C	GPP_F20	GPP_F20_EDP_BILTEN	S83V	Native	N.C	GPP_I9	GPP_I9_DDPB_CTRLCLK	S83V	Native	DP_DDPB_CTRLCLK
GPP_C10	GPP_C10_UART0_RTS	S83V	Native	IBUTTON	GPP_F21	GPP_F21_EDP_BKLTCTL	S83V	Native	N.C	GPP_I10	GPP_I10_DDPB_CTRLDATA	S83V	Native	DP_DDPB_CTRLDATA
GPP_C11	GPP_C11_UART0_CTS_N	S83V	Native	N.C	GPP_F22	GPP_F22	S83V	OUT	PCH_GPIO_F22					
GPP_C12	GPP_C12_UART1_RXD_ISH_UART1_RXD	S83V	IN	PCH_GPIO22	GPP_F23	GPP_F23	S83V	Native	N.C					
GPP_C13	GPP_C13_UART1_TXD_ISH_UART1_TXD	S83V	IN	PCH_GPIO23	GPD0	GPD0_BATLOW_N	S83V_DSW	Native	PCH_BATLOW#					
GPP_C14	GPP_C14_UART1_RTS_N_ISH_UART1_RTS	S83V	IN	PCH_GPIO21	GPD1	GPD1_ACPRESENT	S83V_DSW	Native	SUS_LED_N					
GPP_C15	GPP_C15_UART1_CTS_N_ISH_UART1_CTS	S83V	OUT	WLAN_DISABLE_N	GPD2	GPD2_LAN_WAKE_N	S83V_DSW	Native	LAN_WAKE#_C					
GPP_C16	GPP_C16_I2C0_SDA	S83V	Native	N.C	GPD3	GPD3_PHRBTN_N	S83V_DSW	Native	PHRBTN#					
GPP_C17	GPP_C17_I2C0_SCL	S83V	Native	N.C	GPD4	GPD4_SLP_S3_N	S83V_DSW	Native	SLP_S3#					
GPP_C18	GPP_C18_I2C1_SDA	S83V	Native	N.C	GPD5	GPD5_SLP_S4_N	S83V_DSW	Native	SLP_S4#					
GPP_C19	GPP_C19_I2C1_SCL	S83V	Native	N.C	GPD6	GPD6_SLP_A	S83V_DSW	Native	PCH_SLP_A#					
GPP_C20	GPP_C20_UART2_RXD	S83V	Native	N.C	GPD7	GPD7_USB2_WAKEOUT_N	S83V_DSW	Native	N.C					
GPP_C21	GPP_C21_UART2_TXD	S83V	Native	N.C	GPD8	GPD8_SUSCL	S83V_DSW	Native	SUSCLK					
GPP_C22	GPP_C22_UART2_RTS_N	S83V	Native	N.C	GPD9	GPD9_SLP_WLAN_N	S83V_DSW	Native	N.C					
GPP_C23	GPP_C23_UART2_CTS_N	S83V	Native	N.C	GPD10	GPD10_SLP_S5_N	S83V_DSW	Native	SLP_S5#					
					GPD11	GPD11_LANPHYPC	S83V_DSW	Native	LAN_DISABLE#					

GPIO	Signal Name	Power Well	IN/OUT	Usage
GPIO00	PWMOUT/TACHIN/GPIO00	3	S83V	IN
GPIO05	GPIO05/BIFD0_C1T	14	S83V	OUT
GPIO05	SII#/OV#/#GPIO05	2	S83V	---
GPIO74	GPIO74 / TACHIN / PWMOUT	37	S83V	OD
GPIO77	SKTOCC# / GPIO77	102	S83V	IN
GPIO06	P_SS_0_SVSS5W_LATCH_BIFD0_CUT / GP	70	S83V	OUT
GPIO03	GPIO03/#GPIO03-SLP_S1S#	88	SV_DSW	OUT
GPIO04	GPIO04/SLP_SUS_FET	88	SV_DSW	IN

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	POWER Sequence	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	E0370		Rev 07	
Date:	Friday, January 06, 2016	Sheet	62	of 62	