

Top Layer

1. PCB must be 0.030" thick +/- 10%
2. Board Size:
3. Electrical Test
4. Coloring:


a. Green Solder Mask Top

b. Green Solder Mask Bottom

c. White Silkscreen Top

d. White Silkscreen Bottom
5. Via annular ring clearance is 10mil minimum
6. Vias are to be covered by soldermask (tented)
Components with throughholes are P1, J1, J2, J6, P2, P10, P21, MH1-MH6
All other holes are Vias

<div>BADGER LOOP</div> <div>Badgerloop ERB Room 133 1400 Engineering Drive Madison, WI 53706</div>	ENGINEER: R. Castle		TITLE: idealdiodeOR.PcbDoc	
	PCB DESIGNER: R. Castle			
	DATE: 1/21/2019	PART NO.: P4_EL_LV_001_IdealDiodeRevA	REV: REV A	
	FILE NAME: idealdiodeOR.PcbDoc	DWG NO:	SCALE: 1:1	



Bottom Layer

1. PCB must be 0.030" thick +/- 10%
2. Board Size:
3. Electrical Test
4. Coloring:
- a. Green Solder Mask Top
- b. Green Solder Mask Bottom
- c. White Silkscreen Top
- d. White Silkscreen Bottom
5. Via annular ring clearance is 10mil minimum
6. Vias are to be covered by soldermask (tented)
- Components with throughholes are P1, J1, J2, J6, P2, P10, P21, MH1-MH6
- All other holes are Vias

<div><div>BADGER LOOP</div><div>Badgerloop ERB Room 133 1400 Engineering Drive Madison, WI 53706</div></div>	ENGINEER: R. Castle		TITLE: idealdiodeOR.PcbDoc	
	PCB DESIGNER: R. Castle			
	DATE: 1/21/2019	PART NO.: P4_EL_LV_001_IdealDiodeRevA		REV: REV A
	FILE NAME: idealdiodeOR.PcbDoc	DWG NO:		SCALE: 1:1

