



VBUS --> 3.3V

PCB: Place Input Caps near Regulator

Design: Output Voltage 3.3V +- 5%




Design: Soft-Start Time TBD  
 Design: Switching Frequency TBD  
 Design: No Sync


Title <i><b>POS3P3V.schdoc</b></i>			Badgerloop 133 Engineering Research Building Madison, WI 53715 
Size: <b>A4</b>	Number:1	Revision: <b>A</b>	
Date: <b>9/18/2018</b>	Time: <b>9:46:51 PM</b>	Sheet <b>1</b> of <b>2</b>	
File: C:\Users\Ryan Castle\Documents\git_repos\podiv-altium\src\prj\sch\POS53V3.schdoc			

VBUS --&gt; 5V


### PCB: Place Input Caps near Regulator



Design: Soft-Start Time TBD  
Design: Switching Frequency TBD  
Design: No Sync

Title <b><i>POS5V.schdoc</i></b>			Badgerloop 133 Engineering Research Building Madison, WI 53715 
Size: <b>A4</b>	Number: 1	Revision: <b>A</b>	
Date: <b>9/18/2018</b>	Time: <b>9:46:52 PM</b>	Sheet 1 of 2	
File: C:\Users\Ryan Castle\Documents\git_repos\podiv-altium\src\prj\sch\POS5V.schdoc			

1	2	3	4	
A				A
B				B
C				C
D				D
1	2	3	4	

Title <b><i>processor_main_connector.schdoc</i></b>			<i>Badgerloop</i>			
Size: <b>A4</b>			Number:1			<i>133 Engineering Research Building Madison, WI 53715</i>
Date: 9/18/2018			Time: 9:46:52 PM			
Sheet2			of 2			
File: C:\Users\Ryan Castle\Documents\git_repos\podiv-altium\src\prj\sch\processor_main_connector.SchDoc						

Title <b><i>processor_main_connector.schdoc</i></b>			<b>BADGER</b> <b>LOOP</b>
Size: <b>A4</b>	Number:1	Revision:A	
Date: 9/18/2018	Time: 9:46:52 PM	Sheet2 of 2	
File: C:\Users\Ryan Castle\Documents\git_repos\podiv-altium\src\prj\sch\processor_main_connector.SchDoc			

Badgerloop  
133 Engineering Research  
Building  
Madison, WI 53715