Count Hole Size Plated Hole Type Drill Layer Pair Via/Pad Pad Shape

Rounded

Rounded

Rounded

Rounded

Top Layer - Bottom Layer Via

Top Layer - Bottom Layer Pad

Top Layer - Bottom Layer Pad

Top Layer - Bottom Layer Pad

v127h71

c180h100

c300h150

(Mixed)

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1	FR-4	12.60mil	4.8	
5	Bottom Layer	Copper	1.40mil		
6	Bottom Solder	Solder Resist	0.40mil	3.5	
7	Bottom Overlay				

28.00mil (0.711mm) PTH

39.37mil (1.000mm) PTH

59.06mil (1.500mm) PTH

102.36mil (2.600mm) PTH

1.	PCB must be 0.030" thick +/- 10%

- Board Size: Electrical Test Coloring:
- Green Solder Mask Top
- Green Solder Mask Bottom White Silkscreen Top
- White Silkscreen Bottom
- Via annular ring clearance is 10mil minimum
- Vias are to be covered by soldermask (tented) Components with througholes are P1, J1, J2,

J6, P2, P10, P21, MH1-MH6 All other holes are Vias

BA	ER
1 (	

ENGINEER: PCB DESIGNER: R. Castle

TITLE: R. Castle

idealdiodeOR.PcbDoc

REV: DATE: PART NO .: Badgerloop ERB Room 133 1400 Engineering Drive Madison, WI 53706 1/21/2019 P4\_EL\_LV\_001\_IdealDiodeRevA **REV A** FILE NAME: DWG NO: SCALE: idealdiodeOR.PcbDoc

4



