




The ATLAS Hadronic Tile Calorimeter (TileCal)

- The Tile Calorimeter is a hadronic calorimeter composed of wedge-shaped modules arranged in a Long Barrel (LB) and two Extended Barrels (EB).
- Consists of 256 modules containing 5182 calorimetric cells, utilizing scintillating tiles and wavelength shifting fibers to transfer light to photomultiplier tubes (PMTs). Most cells are readout by two PMTs, except for special E1–E4 gap/crack cells readout by one PMT.
- **Low Voltage Power Supplies (LVPS)**: Utilize switching DC-DC converters (bricks) at 300 kHz to step down a bulk 200 V input to different voltage levels to distribute stable power to the on-detector readout electronics.
- **Daughterboard (DB)**: central communication hub of each module, using high-speed optical links to continuously transmit digitized PMT signals to off-detector systems while receiving timing and configuration commands.
- Components located in the highest radiation regions of TileCal, particularly the LB LVPS and readout electronics close to the detector gap regions, must tolerate elevated **TID** and **NIEL** levels.
- Single Event Effects (**SEE**), in particular Single Event Upsets (**SEU**) and Single Event Latch-ups (**SEL**), must be evaluated and mitigated.




Figure 1: ATLAS Tile Calorimeter (left) and a wedge-shaped module slice (right) [1].

Radiation Criteria

- Simulated radiation criteria for the HL-LHC includes safety factors up to 5.0 for **TID** (low dose rate) and 2.0 for **SEE**.

Component	Dose, fitted in region of max		
	TID [Gy]	NIEL [n/cm ²]	SEE [p/cm ²]
PMT Divider - Barrel	17.6	2.0×10^{12}	1.9×10^{11}
FENICS - Barrel	10.6	1.6×10^{12}	1.8×10^{11}
MB - Barrel	10.0	1.4×10^{12}	9.2×10^{10}
LVPS - Barrel	53.6	3.5×10^{12}	5.3×10^{11}
DB - Endcap	6.8	9.7×10^{11}	4.9×10^{10}

Table 1: Simulated worst-case doses for 4000 fb⁻¹ (no safety factors), only higher doses from Barrel/Endcap are shown.

LVPS Design & Component Radiation Testing

- **LVPS Design**: 8 identical bricks for LB modules and 6 bricks for EB modules inside a box convert the 200 V input to a 10 V output at a nominal power of 23 W - Each brick powers an independent side of the readout electronics, preserving the TileCal dual-PMT cell redundancy.
- Replacing original STB57N65M5 power MOSFETs with SIHFS9N60A reduced gate-source capacitance and switching losses. Efficiency improved from 58% to 72%, meeting the 77 kW cooling capacity of the TileCal cooling system.
- Control interface optimization reduced the number of required control lines by 50%, enabling reuse of the existing infrastructure. The optimization successfully achieved the project targets, ensuring operational stability and mitigating failure risks.
- **Radiation Testing**: SIHFS9N60A MOSFET (main high-power switching transistor): Shift of 2.5 V in gate-source threshold observed after 200 Gy of **TID**, with minimal deviation from **NIEL**.
- SI8920 Isolation Amplifier (safe analog signal isolation for over-voltage protection): Initial tests showed voltage fluctuations at 150 mV, but performance is completely stable below 100 mV. It has been selected for final production with circuits restricting the input voltage.
- LT1681 Controller (feedback loop & switching pulse generator) & LT3080 Regulator (maintains stable local voltages): **TID** tests at 502 Gy/h showed minor drifts ($\leq 5\%$) in output voltages, within acceptable limits.
- LTC6241 Op-Amp (signal conditioning): Single Event Transients (SETs) had small amplitudes (≈ 50 mV) and short durations (≈ 100 ns) posing no effect on brick performance.

Component	Flux [p/cm ² /s]	Fluence [p/cm ²]	SEE Count	Cross Section [cm ²]
LT1681	2.4×10^8	7.05×10^{11}	64 (2 chips)	4.54×10^{-11}
LTC6241	2.4×10^8	7.05×10^{11}	133 (4 op-amps)	4.72×10^{-11}
LT3080	2.4×10^8	7.05×10^{11}	198 (4 chips)	7.02×10^{-11}
IR2110	3.5×10^8	3.4×10^{11}	None (2 chips)	$> 1.47 \times 10^{-12}$
SIHFS9N60A	3.5×10^8	3.4×10^{11}	None (8 chips)	$> 3.67 \times 10^{-13}$
SI8920	1×10^7	1.96×10^{11}	1 (20 chips)	2.55×10^{-13}

Table 2: Summary of **SEE** tests conditions and results for different components [3].




Figure 2: SIHFS9N60A MOSFET characterization at $V_{DS} = 1$ V after 200 Gy of **TID** (left) and after **NIEL** tests (right) [3].

Daughterboard (DB) Architecture

- Interfaces the on-detector and off-detector systems by distributing timing and configuration signals and continuously transmitting digitized PMT data off-detector.
- 896 DBs will transmit ~ 35 Tbps of physics data via 3584 optical uplinks (9.6 Gbps), while receiving configuration and timing via 1792 downlinks (4.8 Gbps).
- Utilizes Commercial Off-The-Shelf components and radiation-hard GBTx ASICs (receive clock and config commands) designed by CERN.




Figure 3: The TileCal Daughterboard redundancy architecture and data paths [5].

DB Radiation Qualification & Tolerances

- The DB requires 108 Gy **TID** and 13.16×10^{12} n/cm² **NIEL** qualification limits (including SFs).
- Kintex Ultrascale (KU) FPGAs (primary data processors) and ProASIC FPGAs (remote reconfiguration buffers) successfully withstood over 108 Gy and 14×10^{12} n/cm² during tests.
- KU+ FPGAs were disqualified for exhibiting **SEL**; selected KU FPGAs showed no **SEL** up to 3.2×10^{11} p/cm².
- Measured **SEU** rates for the KU FPGA were 116 **SEU**/(10⁹ p/cm²); ≈ 5498 SEUs per year, heavily mitigated by Xilinx SEM.




Figure 4: Monitored KU FPGA temperatures and currents during 54 MeV proton beam **TID** testing. Drops correspond to active **SEU** corrections by the Xilinx SEM and resets applied during uncorrectable **SEUs** [5].

Conclusions

- The optimized power distribution scheme increases readout reliability, power efficiency, and mitigates failure impact by utilizing identical and independent LVPS bricks.
- DB key components passed **TID** and **NIEL** qualification, and **SEL** was eliminated from the selected KU FPGAs.
- All critical components for the upgrade of the TileCal on-detector electronics have been successfully qualified against the expected radiation environment, following all the safety factors imposed by CERN guidelines, enabling full-scale production.

References

1. ATLAS Collaboration, *The ATLAS Experiment at the CERN Large Hadron Collider*, JINST3 (2008)S08003, <https://doi.org/10.1088/1748-0221/3/08/S08003>
2. ATLAS collaboration, *Technical Design Report for the Phase-II Upgrade of the ATLAS Tile Calorimeter*, CERN-LHCC-2017-019, 2017. <https://cds.cern.ch/record/2285583/files/CERN.LHCC-2017-019.pdf>
3. S. Moayedi, *Upgrade of the ATLAS Tile Calorimeter front-end power supply for the HL-LHC*, 2026 JINST **21** C05002.
4. S. Moayedi, *Upgrade of the ATLAS Tile Calorimeter Front-End Power Supply for the HL-LHC*, ATL-TILECAL-SLIDE-2025-552.
5. E. Valdés Santurio et al., *Radiation studies performed on the High Luminosity ATLAS Tile-Cal link Daughterboard*, 2023 JINST **18** C04011.