

Table 35. Current consumption of peripherals (continued)

Peripheral	Bus	Consumption in $\mu\text{A}/\text{MHz}$
SPI1	APB	3.18
SPI1 independent clock domain		1.44
USART1		2.22
USART1 independent clock domain		5.77
TIM14		1.42
TIM16		2.54
TIM17		2.45
ADC1		1.92
ADC1 independent clock domain		0.12
All peripherals		43.56

5.3.6 Wake-up time from low-power modes

The wake-up times given in [Table 36](#) are the latency between the event and the execution of the first user instruction.

Table 36. Low-power mode wake-up times⁽¹⁾

Symbol	Parameter	Conditions		Typ	Max	Unit
t_{WUSLEEP}	Wake-up time from Sleep to Run mode	HCLK = HSI48/4 = 12 MHz	Transiting to Run-mode execution in flash memory powered during Sleep mode	10	12	CPU clock cycles
			Transiting to Run-mode execution in flash memory not powered during Sleep mode	4.75	5.02	μs
t_{WULPSTOP}	Wake-up time from Stop mode	Clock after wake-up is HCLK = HSI48/4 = 12 MHz	Transiting to Run-mode execution in flash memory powered during Stop mode	2.7	3.1	μs
			Transiting to Run-mode execution in flash memory not powered during Stop mode	5.9	6.4	
			Transiting to Run-mode execution in SRAM	2.5	2.9	
t_{WUSTBY}	Wake-up time from Standby mode	Clock after wake-up is HCLK = HSI48/4 = 12 MHz	Transiting to Run mode	23	35	μs
t_{WUSHDN}	Wake-up time from Shutdown mode	Clock after wake-up is HCLK = HSI48/4 = 12 MHz	Transiting to Run mode	385	466	

1. Evaluated by characterization – Not tested in production.