

Table 63. I²S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f_{MCK}	I2S main clock output	-	-	48	MHz
f_{CK}	I2S clock frequency	Master TX	-	12	MHz
		Master RX	-	12	
		Slave TX	-	15	
		Slave RX	-	48	
$t_{V(WS)}$	WS valid time	Master mode	-	5	ns
$t_{H(WS)}$	WS hold time	Master mode	2	-	
$t_{su(WS)}$	WS setup time	Slave mode	3.5	-	
$t_{H(WS)}$	WS hold time	Slave mode	1	-	
$t_{su(SD_MR)}$	Data input setup time	Master receiver	5	-	ns
$t_{su(SD_SR)}$		Slave receiver	2.5	-	
$t_{H(SD_MR)}$	Data input hold time	Master receiver	1.5	-	
$t_{H(SD_SR)}$		Slave receiver	1	-	
$t_{V(SD_ST)}$	Data output valid time	Slave transmitter (after enable edge)	-	19,5	ns
$t_{V(SD_MT)}$		Master transmitter (after enable edge)	-	5	
$t_{H(SD_ST)}$	Data output hold time	Slave transmitter (after enable edge)	8	-	
$t_{H(SD_MT)}$		Master transmitter (after enable edge)	2.5	-	

1. Evaluated by characterization – Not tested in production.

Figure 27. I²S slave timing diagram (Philips protocol)