

Table 12. Pin assignment and description (continued)

Pin number							Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
TSSOP20	WLCSP24	UFQFPN28	LQFP32 UFQFPN32	LQFP48 UFQFPN48	LQFP64	UFPGA64						
-	-	-	-	4	6	D3	PF3	I/O	FT	-	-	-
-	-	-	-	5	7	D2	VREF+	S	-	-	-	-
4	C7	3	4	6	8	D1	VDD	S	-	-	-	-
5	D6	4	5	7	9	E1	VSS	S	-	-	-	-
-	-	-	-	8	10	F1	PF0- OSC_IN(PF0)	I/O	FT	-	TIM14_CH1	OSC_IN
-	-	-	-	9	11	G1	PF1- OSC_OUT(P F1)	I/O	FT	-	OSC_EN, TIM15_CH1N	OSC_OUT
6	E7	5	6	10	12	E2	PF2-NRST	I/O	RST, FT	(1)	MCO, TIM1_CH4	NRST
-	-	-	-	-	13	E3	PC0	I/O	FT	-	USART4_RX, USART3_TX	-
-	-	-	-	-	14	F2	PC1	I/O	FT	-	USART4_TX, TIM15_CH1, USART3_RX	-
-	-	-	-	-	15	G2	PC2	I/O	FT	-	SPI2_MISO, TIM15_CH2, FDCAN1_RX	-
-	-	-	-	-	16	H1	PC3	I/O	FT	-	SPI2_MOSI, FDCAN1_TX	-
7	C5	6	7	11	17	H2	PA0	I/O	FT_a	-	SPI2_SCK, USART2_CTS/USART2_NSS, TIM16_CH1, TIM2_ETR/TIM2_CH1, USART1_TX, TIM1_CH1, USART4_TX	ADC_IN0, WKUP1
8	E5	7	8	12	18	H3	PA1	I/O	FT_a	-	SPI1_SCK/I2S1_CK, USART2_RTS/USART2_DE/USART2_CK, TIM17_CH1, TIM2_CH2, USART1_RX, TIM1_CH2, I2C1_SMBA, EVENTOUT, TIM15_CH1N, USART4_RX	ADC_IN1
9	G7	8	9	13	19	G3	PA2	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, USART2_TX, TIM16_CH1N, TIM3_ETR, TIM1_CH3, TIM2_CH3, TIM15_CH1	ADC_IN2, WKUP4, LSCO
10	F6	9	10	14	20	F3	PA3	I/O	FT_a	-	SPI2_MISO, USART2_RX, TIM1_CH1N, TIM2_CH4, TIM1_CH4, EVENTOUT, TIM15_CH2	ADC_IN3
-	-	-	-	15	21	H4	PA4	I/O	FT_a	-	SPI1_NSS/I2S1_WS, USART2_TX, TIM1_CH2N, SPI2_MOSI, TIM14_CH1, TIM17_CH1N, EVENTOUT	ADC_IN4, RTC_OUT2
11	D2	10	11	-	-	-	PA4	I/O	FT_a	-	SPI1_NSS/I2S1_WS, USART2_TX, TIM1_CH2N, SPI2_MOSI, TIM14_CH1, TIM17_CH1N, EVENTOUT	ADC_IN4, RTC_TS, RTC_OUT1, WKUP2
12	G5	11	12	16	22	G4	PA5	I/O	FT_a	-	SPI1_SCK/I2S1_CK, USART2_RX, TIM1_CH3N, TIM2_ETR/TIM2_CH1, USART3_TX, TIM1_CH1, EVENTOUT	ADC_IN5