

**Table 43. EMI characteristics for  $f_{HSE} = 8\text{ MHz}$  and  $f_{HCLK} = 144\text{ MHz}$** 

| Symbol    | Parameter            | Conditions                                                                                        | Monitored frequency band | Value | Unit       |
|-----------|----------------------|---------------------------------------------------------------------------------------------------|--------------------------|-------|------------|
| $S_{EMI}$ | Peak <sup>(1)</sup>  | $V_{DD} = 3.6\text{ V}$ , $T_A = 25^\circ\text{C}$ ,<br>LQFP64 package compliant with IEC 61967-2 | 0.1 MHz to 30 MHz        | 10    | dB $\mu$ V |
|           |                      |                                                                                                   | 30 MHz to 130 MHz        | -1    |            |
|           |                      |                                                                                                   | 130 MHz to 1 GHz         | 13    |            |
|           |                      |                                                                                                   | 1 GHz to 2 GHz           | 11    |            |
|           | Level <sup>(2)</sup> |                                                                                                   | 0.1 MHz to 2 GHz         | 3.0   | -          |

1. Refer to the EMI radiated test section of the application note EMC design guide for STM8, STM32 and Legacy MCUs (AN1709).
2. Refer to the EMI level classification section of the application note EMC design guide for STM8, STM32 and Legacy MCUs (AN1709).

### 5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, latch-up) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

**Table 44. ESD absolute maximum ratings**

Specified by design and not tested in production.

| Symbol                | Ratings                                               | Conditions                                                 | Packages  | Class | Maximum value <sup>(1)</sup> | Unit |
|-----------------------|-------------------------------------------------------|------------------------------------------------------------|-----------|-------|------------------------------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge voltage (human body model)    | T <sub>A</sub> = 25°C conforming to ANSI/ESDA/JEDEC JS-001 | All       | 2     | 2000                         | V    |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge voltage (charge device model) | T <sub>A</sub> = 25°C conforming to ANSI/ESDA/JEDEC JS-002 | LQFP 64   | C3    | 1000                         |      |
|                       |                                                       |                                                            | LQFP 48   |       |                              |      |
|                       |                                                       |                                                            | LQFP 32   |       |                              |      |
|                       |                                                       |                                                            | UFQFPN 48 |       |                              |      |
|                       |                                                       |                                                            | UFQFPN 32 |       |                              |      |
|                       |                                                       |                                                            | UFQFPN 24 |       |                              |      |

1. Evaluated by characterization - Not tested in production.

#### Static latch-up

The following complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output, and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

**Table 45. Electrical sensitivities**

| Symbol | Parameter             | Conditions                                     | Class      |
|--------|-----------------------|------------------------------------------------|------------|
| LU     | Static latch-up class | $T_A = 130^\circ\text{C}$ conforming to JESD78 | Level II A |