

Pin number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP32	UFQFPN32	LQFP48	UFQFPN48	LQFP64	LQFP64 alternative pinout ⁽¹⁾	LQFP80	LQFP100						
30	30	43	43	59	59	73	93	PB7	I/O	FT_f	-	TIM17_CH1N, I3C1_SDA, I2C1_SDA, SPI3_SCK/I2S3_CK, USART1_RX, LPUART1_RX, FDCAN1_TX, TIM16_CH1, USART3_RTS, EVENTOUT	WKUP5
-	31	44	44	60	60	74	94	PH2-BOOT0	I/O	FT	-	MCO1, TIM17_CH1N, LPTIM1_IN2, FDCAN1_RX, EVENTOUT	-
31	-	-	-	-	-	-	-	PB8-BOOT0	I/O	FT_f	-	TIM17_CH1, I3C1_SCL, I2C1_SCL, SPI3_NSS/I2S3_WS, UART4_RX, FDCAN1_RX, EVENTOUT	-
-	32	45	45	61	61	75	95	PB8	I/O	FT_f	-	TIM17_CH1, I3C1_SCL, I2C1_SCL, SPI3_NSS/I2S3_WS, UART4_RX, FDCAN1_RX, EVENTOUT	-
-	-	46	46	62	62	76	96	PB9	I/O	FT	-	I3C1_SDA, I2C1_SDA, SPI2_NSS/ I2S2_WS, SPI3_SCK/ I2S3_CK, UART4_TX, FDCAN1_TX, EVENTOUT	-
-	-	-	-	-	-	77	97	PE0	I/O	FT	-	LPTIM1_ETR, SPI3_RDY, FDCAN1_RX, EVENTOUT	-
-	-	-	-	-	-	78	98	PE1	I/O	FT	-	LPTIM1_IN2, FDCAN1_TX, EVENTOUT	-
32	-	47	47	63	63	79	99	VSS	S	-	-	-	-
1	1	48	48	64	64	80	100	VDD	S	-	-	-	-

1. Pinout for STM32C562RETxJ part number.

2. After a RTC domain reset, PC13, PC14, and PC15 operate as GPIOs. Their function depends on the content of the RTC registers that are not reset by the system reset. For details on how to manage these GPIOs, refer to the backup domain and RTC register descriptions in the product reference manual

3. PC13 port toggling might disturbs low speed crystal connected on LSE PC14 and PC15. Refer to product Errata for more details.

4. After reset, this pin is configured as JTAG/SWD alternate functions. The internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.

