

4.3 Alternate functions

Table 14. Alternate functions

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	LPTIM1/ TIM1/2/17	I3C1/ TIM1/3/4/5/8/12/15	I3C1/LPTIM1/ LPUART1/ TIM1/5/8	I2C1/2/I3C1/ LPTIM1/ SPI1/I2S1/ SPI3/I2S3/ TIM15/ USART1/2	I3C1/ LPTIM1/ SPI1/I2S1/ SPI2/I2S2/ SPI3/ I2S3/SYS	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ UART4	SPI2/I2S2/ SPI3/I2S3/ UART7/ USART1/2/3/6/ XSPI1	I2C2/ LPUART1/ TIM5/UART4/5	FDCAN1/2/ I2C1/2/SPI2/ I2S2/XSPI1	CRS/ETH1_1/TIM16/ UART7	USART1/3/ XSPI1	ETH1_	ETH1_1/TIM8/ USB_	COMP/TIM2/ UART5	SYS
Port A	PA0	-	TIM2_CH1	TIM5_CH1	TIM8_ETR	TIM15_BKIN	SPI2_RDY	SPI3_RDY	USART2_CTS/ USART2_NSS	UART4_TX	SPI2_NSS/ I2S2_WS	ETH1_MII_CRS	XSPI1_IO3	-	-	TIM2_ETR	EVENTOUT
	PA1	-	TIM2_CH2	TIM5_CH2	TIM8_BKIN	TIM15_CH1N	LPTIM1_IN1	-	USART2_RTS	UART4_RX	XSPI1_IO3	ETH1_MII_RX_CLK/ ETH1_RMII_REF_CLK	XSPI1_DQS	-	-	-	EVENTOUT
	PA2	-	TIM2_CH3	TIM5_CH3	LPUART1_RX	TIM15_CH1	LPTIM1_IN2	-	USART2_TX	-	-	ETH1_MDIO	XSPI1_NCLK	-	-	-	EVENTOUT
	PA3	-	TIM2_CH4	TIM3_CH3	LPUART1_TX	TIM15_CH2	SPI2_NSS/ I2S2_WS	SPI3_MOSI/ I2S3_SDO	USART2_RX	TIM5_CH4	-	ETH1_MII_COL	XSPI1_CLK	-	-	COMP1_OUT	EVENTOUT
	PA4	-	-	TIM3_CH4	-	SPI3_MOSI/ I2S3_SDO	SPI1_NSS/ I2S1_WS	SPI3_NSS/ I2S3_WS	USART2_CK	TIM5_ETR	-	-	-	-	-	-	EVENTOUT
	PA5	-	TIM2_CH1	TIM1_CH3	TIM8_CH1N	-	SPI1_SCK/ I2S1_CK	SPI2_SCK/ I2S2_CK	USART1_CTS/ USART1_NSS	-	XSPI1_IO1	ETH1_MII_TX_EN/ ETH1_RMII_TX_EN	XSPI1_NCS1	-	-	TIM2_ETR	EVENTOUT
	PA6	-	TIM1_BKIN	TIM3_CH1	TIM8_BKIN	-	SPI1_MISO/ I2S1_SDI	-	USART1_TX	LPUART1_RTS	XSPI1_IO3	-	-	-	-	-	EVENTOUT
	PA7	-	TIM1_CH1N	TIM3_CH2	TIM8_CH1N	TIM15_CH1	SPI1_MOSI/ I2S1_SDO	SPI2_MISO/ I2S2_SDI	USART1_RX	LPUART1_CTS	-	ETH1_MII_RX_DV/ ETH1_RMII_CRS_DV	XSPI1_IO2	-	-	-	EVENTOUT
	PA8	MCO1	TIM1_CH1	I3C1_SDA	TIM8_BKIN2	TIM15_CH2	SPI1_RDY	SPI2_MOSI/ I2S2_SDO	USART1_CK	TIM5_CH4	I2C1_SCL	UART7_RX	XSPI1_IO6	-	USB_SOF	TIM2_CH4	EVENTOUT
	PA9	MCO2	TIM1_CH2	I3C1_SCL	LPUART1_TX	TIM15_CH1N	SPI2_SCK/ I2S2_CK	-	USART1_TX	TIM5_ETR	I2C1_SMBA	ETH1_MII_TX_ER	XSPI1_IO7	-	TIM8_CH2N	-	EVENTOUT
	PA10	-	TIM1_CH3	-	LPUART1_RX	-	-	-	USART1_RX	-	FDCAN2_TX	UART7_TX	XSPI1_CLK	-	ETH1_CLK	-	EVENTOUT
	PA11	-	TIM1_CH4	-	LPUART1_CTS	USART2_TX	SPI2_NSS/ I2S2_WS	UART4_RX	USART1_CTS/ USART1_NSS	I2C2_SCL	FDCAN1_RX	-	XSPI1_NCS2	-	-	-	EVENTOUT
	PA12	-	TIM1_ETR	-	LPUART1_RTS	USART2_RX	SPI2_SCK/ I2S2_CK	UART4_TX	USART1_RTS	I2C2_SDA	FDCAN1_TX	-	-	-	-	-	EVENTOUT
	PA13	JTMS/SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	COMP1_OUT	EVENTOUT
	PA14	JTCK/SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
Port B	PA15	JTDI	TIM2_CH1	TIM1_CH2N	LPTIM1_ETR	I2C2_SMBA	SPI1_NSS/ I2S1_WS	SPI3_NSS/ I2S3_WS	USART2_CK	UART4_RTS	-	ETH1_PHY_INTN	USART1_TX	-	TIM8_CH4N	TIM2_ETR	EVENTOUT
	PB0	-	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	-	SPI3_MISO/ I2S3_SDI	-	USART2_TX	UART4_CTS	-	ETH1_MII_RXD2	XSPI1_IO1	-	-	-	EVENTOUT
	PB1	-	TIM1_CH3N	TIM3_CH4	TIM8_CH3N	SPI3_SCK/ I2S3_CK	SPI2_NSS/ I2S2_WS	-	USART3_RX	-	-	ETH1_MII_RXD3	XSPI1_IO0	-	-	COMP1_OUT	EVENTOUT
	PB2	RTC_OUT2	-	-	TIM8_CH4N	SPI1_RDY	LPTIM1_CH1	SPI2_SCK/ I2S2_CK	SPI3_MOSI/ I2S3_SDO	-	XSPI1_CLK	-	XSPI1_DQS	-	ETH1_MII_RXD0/ ETH1_RMII_RXD0	-	EVENTOUT
	PB3	JTDO/ TRACESWO	TIM2_CH2	-	TIM5_CH3	I2C2_SDA	SPI1_SCK/ I2S1_CK	SPI3_SCK/ I2S3_CK	-	LPUART1_TX	I2C2_SCL	CRS_SYNC	USART3_TX	ETH1_MDC	TIM8_CH1	UART5_RTS	EVENTOUT
	PB4	NJTRST	-	TIM3_CH1	I3C1_SCL	LPTIM1_CH2	SPI1_MISO/ I2S1_SDI	SPI3_MISO/ I2S3_SDI	SPI2_NSS/ I2S2_WS	LPUART1_CTS	I2C2_SDA	TIM16_BKIN	USART3_RX	ETH1_MDIO	TIM8_CH2	UART5_CTS	EVENTOUT
	PB5	-	TIM17_BKIN	TIM3_CH2	I3C1_SDA	I2C1_SMBA	SPI1_MOSI/ I2S1_SDO	-	SPI3_MOSI/ I2S3_SDO	LPUART1_RTS	FDCAN2_RX	ETH1_PPS_OUT	USART3_CK	-	TIM8_CH3	UART5_RX	EVENTOUT
	PB6	-	-	TIM4_CH1	I3C1_SCL	I2C1_SCL	-	SPI3_MISO/ I2S3_SDI	USART1_TX	LPUART1_TX	FDCAN2_TX	TIM16_CH1N	USART3_CTS/ USART3_NSS	ETH1_MII_TX_ER	TIM8_CH4	UART5_TX	EVENTOUT
PB7	-	TIM17_CH1N	TIM4_CH2	I3C1_SDA	I2C1_SDA	-	SPI3_SCK/ I2S3_CK	USART1_RX	LPUART1_RX	FDCAN1_TX	TIM16_CH1	USART3_RTS	-	-	-	EVENTOUT	

