

5.3.7 Wake-up time from low-power modes and voltage scaling transition times

The wake-up times given in the table below are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (wait for event) instruction

Table 31. Wake-up time from low-power modes

1. Evaluated by characterization - Not tested in production.
2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.

Symbol	Parameter	Conditions	Wakeup clock	f _{HCLK} (MHz)	Typ	Unit
t _{wu} (Sleep)	Wakeup from Sleep	Instruction cache enabled or disabled	-	-	16	CPU clock cycles
t _{wu} (Stop)	Wakeup from Stop 0	Flash memory in normal mode	HSI	144	3.6	μs
		Flash memory in low-power mode	HSI	144	7.3	
		Flash memory in normal mode	HSIDIV3	48	5.4	
		Flash memory in low-power mode	HSIDIV3	48	9.0	
	Wakeup from Stop 1 ⁽¹⁾	Flash memory in normal mode	HSI	144	36.0	
		Flash memory in low-power mode	HSI	144	39.8	
		Flash memory in normal mode	HSIDIV3	48	39.0	
		Flash memory in low-power mode	HSIDIV3	48	37.9	
t _{wu} (Standby) ⁽²⁾	Wakeup from Standby mode ⁽¹⁾	-	HSIDIV3	48	445	

1. Those parameters depend on V_{CAP} capacitance value and V_{CAP} voltage at the instant of the wake-up event.
2. Those parameters depend on VCAP capacitance value and VCAP voltage at the instant of the wake-up event.

Table 32. Wake-up time using USART/LPUART

Symbol	Parameter	Condition	Typ	Max ⁽¹⁾	Unit
t _{wu} USART/ t _{wu} LPUART	Wake-up time needed to calculate the maximum USART/LPUART baudrate allowing to wake up from Stop mode when USART/LPUART clock source is 48 MHz by HSIDIV3	Stop 0 mode	4.8	6.6	μs
		Stop 1 mode			

1. Specified by design - Not tested in production.

5.3.8 External clock timing characteristics

5.3.8.1 High-speed external user clock generated from an external source

In bypass mode, the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in I/O port characteristics. However, the recommended clock input waveform is shown in the figure below.

Table 33. High-speed external user clock characteristics

Specified by design and not tested in production.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{HSE_ext}	User external clock source frequency	Digital mode (HSEYBYP = 1, HSEEXT = 1)	-	-	50	MHz
		Analog mode (HSEYBYP = 1, HSEEXT = 0)	4	-	50	
V _{HSEH}	OSC_IN input pin high-level voltage	Digital mode (HSEYBYP = 1, HSEEXT = 1)	0.7 × V _{DD}	-	V _{DD}	V