


Figure 43. JTAG timing diagram

Table 76. SWD characteristics

Evaluated by characterization - Not tested in production.

Symbol	Parameter	Min	Typ	Max	Unit
F_{SWCLK}	SWCLK clock frequency	-	-	71	MHz
$t_{su(SWDIO)}$	SWDIO input setup time	3	-	-	ns
$t_{h(SWDIO)}$	SWDIO input hold time	0.5	-	-	
$t_{ov(SWDIO)}$	SWDIO output valid time	-	11.5	14	
$t_{oh(SWDIO)}$	SWDIO output hold time	9.5	-	-	

Figure 44. SWD timing diagram
