

Evolution of transistor technology

Dezső Sima
Levente Durczy

Contents

- 1. Introduction
- 2. Moore's law
- 3. Brief introduction to MOSFET transistors
- 4. Evolution of transistor technology
- 5. Race of the IC vendors
- 6. References

1. Introduction


1. Introduction (1)

1. Introduction

Manufacturing of processor chips


Processor chips are produced **on wafers**, as seen in the example below.

Example: 22 nm Ivy Bridge chips on a 300 mm wafer [1]




1. Introduction (2)

Early evolution of wafer sizes [2]



1. Introduction (3)

Subsequent evolution of wafer sizes [3]



200mm/1990~


300mm/2001~

450mm/2015~
(TBD)

675mm/ Future


1. Introduction (4)

Introduction dates of larger wafer sizes [4]




1. Introduction (5)

Historic distribution of wafer sizes actually produced [4]



1. Introduction (6)

Visual checking of chips [5]



1. Introduction (7)

The IC production process

- IC production needs 200 - 300 process steps, based on a number of masks, and includes steps such as diffusion, etching, checkings etc..
- The whole production process lasts about two to three months.
- IC production facilities are called foundries or fabs.

1. Introduction (8)

Internal view of a part of a foundry [6] -1



1. Introduction (10)

Bird's eye view of a foundry



Figure: Bird's eye view of Globalfoundries Fab 8 in New York (2012) producing 32 nm chips [8]

1. Introduction (12)

Example: Intel's 22 nm foundries [1]



D1C Oregon



Fab 28 Israel



D1D Oregon



Fab 32 Arizona



Fab 12 Arizona

The cost for establishing a foundry

About 3 - 10 billion USD, increasing for smaller feature sizes.

1. Introduction (13)


Major integrated circuit foundries [9]




Kw/m: Kilowatt per month in 200 mm equivalents

TSMC is dominant in the chip foundry market

Share of foundry market



Share of leading-edge market



Leading-edge refers to the smallest chips currently being mass-produced. As of 2021, 5nm chips are considered leading-edge. Anything older than 16nm is described as "trailing-edge". Trailing-edge chips are usually less expensive – and easier to make.

Sources: 'Revenue Ranking of the Global Top 10 Foundries, 3Q20,' TrendForce, BusinessKorea, 'How TSMC has mastered the geopolitics of chipmaking,' The Economist.

1. Introduction (16)



Characterizing process technology

Traditionally, IC process technologies are characterized by the **minimum feature size**.

Interpretation of the minimum feature size for MOS transistors:


It is the **minimum length** of the MOS transistor channel between the drain and the source.

Accordingly, the minimum feature size was interpreted **traditionally** as the **gate length**, as indicated below:



Future plans

Process	Gate pitch	Metal pitch	Year
7 nm	60 nm	40 nm	2018
5 nm	51 nm	30 nm	2020
3 nm	48 nm	24 nm	2022
2 nm	45 nm	20 nm	2025
1 nm	42 nm	16 nm	2027



1. Introduction (17)

Recent interpretation of the minimum feature size

Recently, the **minimum feature size** is interpreted as the **technology node**.

It identifies the **process technology** of a given IC foundry (e.g. to be 22 nm or 14 nm node).

Then, **process parameters** cannot be simple derived from the feature size as before, instead, **select parameters relating to the same technology node can differ significantly**, e.g. by 20 %, from each other for the same process implemented by different vendors, as seen in the Table below.

Minimum Feature Size				
	Intel <u>22 nm</u>	Intel <u>14 nm</u>	TSMC <u>16 nm</u>	Samsung <u>14 nm</u>
Transistor Fin Pitch	60 nm	42 nm	48 nm	48 nm
Transistor Gate Pitch	90 nm	70 nm	90 nm	84 nm
Interconnect Pitch	80 nm	52 nm	64 nm	64 nm
SRAM Cell Area	.1080 μm^2	.0588 μm^2	.0700 μm^2	.0645 μm^2

Table: MOS transistor parameters of different foundries belonging to 14 to 22 nm nodes [5]

1. Introduction (18)

Shortening the minimum feature size in the course of the evolution of IC technology

For process technologies (roughly below 300 nm) the gate length became shorter than the minimum feature size (node), as shown below for Intel's MOS processes.





Figure: Gate length in Intel's subsequent MOS technologies [11]

As an example, in Intel's 65 nm technology the gate length amounts only to 35 nm.

1. Introduction (19)

Illustrating a feature size of 10 nm [12]



2. Moore's law (5)

Intel's first 1 Kbit dynamic DRAM chip, the 1103 (Oct. 1970)

Main features:

1 Kx1-bit structure, pMOS technology, 3T (three-transistors per bit) design, two power supplies (+16 V/+19 V), non-multiplexed addressing, 18-pin package.




Figure: Intel's 1103 [17]





Figure: Die photo of Intel's 1103 [18]

2. Moore's law (6)


Intel's first microprocessor, the 4004 [16]

2300
transistors
Introduced:
11/1971



2. Moore's law (12)

Lengthening the cadence of Intel's technology transitions [36]



On Intel's Q2 2015 earnings conference call, on July 16 2015, Krzanich: in the second half of 2017, we expect to launch our first 10-nanometer product, code named Cannonlake.

The last two technology transitions have signaled that our cadence today is closer to 2.5 years than two" [37].


3. Brief introduction to MOSFET transistors

3. Brief introduction to MOSFET transistors (1)

3. Brief introduction to MOSFET transistors


- **MOSFET**: Metal-OXid-Semiconductor Field-Effect Transistor
- MOSFET is often abbreviated as **MOS**.
- For simplicity, we consider only **enhancement mode MOS transistors**, as these devices are the most common building elements of microprocessors.

Enhancement mode MOS transistors are off when the gate-source voltage is zero and will be turned on for appropriate positive values of the gate-source input voltage.



3. Brief introduction to MOSFET transistors (2)

Internal structure of the nMOS (nMOSFET) transistor [19]



- The **Source** and the **Drain** are implemented as two highly (n+) doped diffusion regions.
 - Doping (e.g. by arsenid) aims at providing additional free electrons.
 - The area in-between forms a **channel** with controllable conductivity.
 - The **Gate** is built from a conductor, typically polysilicon, and is insulated from the Source-Channel-drain structure by a layer of silicon dioxide (SiO₂).
 - The voltage between the gate and the substrate induces an electric field which controls the flow of electrons in the channel.
- This gives rise to the name: **Field-Effect Transistor (FET)**.

3. Brief introduction to MOSFET transistors (8)

Remark: Physical background of the operation of the enhancement mode nMOS transistor [19] -1

a) Switched off state

a1) Switched off state due to $V_{GS} < V_T$ (V_{DS} is irrelevant and can be 0)




Figure: Formation of a depletion region in an enhancement-mode nMOS FET [19].

- The electric field induced by the gate voltage points down from the gate through the channel.
- This field repels the majority carriers (that is positive holes) of the p-type substrate, from the channel hence forming a region depleted of carriers as shown in the Figure above.
- As a result, due to the lack of free carriers, no current will flow between the source and the drain in this case, that is, $I_D = 0$.
- The threshold voltage V_T depends on the actual fabrication technology and usually is about 0.5V.

4. Evolution of transistor technology

- 4.1 Overview
- 4.2 The scaling law of MOSFET technology
- 4.3 Strained Si technology
- 4.4 The HKMG transistor
- 4.5 FinFET transistors

4.1 Overview of the evolution of transistor technology

4.1 Overview of the evolution of transistor technology (1)

4.1 Overview of the evolution of transistor technology

Historical data on scaling down IC technology [23]


10 μm	1971
6 μm	1974
3 μm	1977
1.5 μm	1982
1 μm	1985
800 nm	1989
600 nm	1994
350 nm	1995
250 nm	1997
180 nm	1999
130 nm	2001
90 nm	2004
65 nm	2006
45 nm	2008
32 nm	2010
22 nm	2012
14 nm	2014
10 nm	2017
7 nm	2019

Remark

Until recently typically Intel lead the way for scaling down feature sizes.

4.1 Overview of the evolution of transistor technology

Gate length roadmap:



4.1 Overview of the evolution of transistor technology (2)


Overview of scaling down feature sizes in Intel's basic microarchitectures (Based on [24])

1. gen.				2. gen.	3. gen.	4. gen.	5. gen.	6. gen.
Core 2 New Microarch. 65 nm	Penryn New Process 45 nm	Nehalem New Microarch. 45 nm	Westmere New Process 32 nm	Sandy Bridge New Microarch. 32 nm	Ivy Bridge New Process 22 nm	Haswell New Microarchi. 22 nm	Broadwell New Process 14 nm	Skylake New Microarchi. 14 nm
TOCK	TICK	TOCK	TICK	TOCK	TICK	TOCK	TICK	TOCK

1/2008 1/2010
Clarkdale 4/2012 9/2014

4.1 Overview of the evolution of transistor technology (3)


Main contributions for the evolution of transistor technology



MOSFET: Metal Oxid Fied Effect Transistor: MOS Tervezérlesű Tranzisztor

4.1 Overview of the evolution of transistor technology (4)


Decreasing the core voltage (and dissipation) in Samsung's subsequent IC processes [25]




4.2 The scaling law of MOSFET technology (3)

Contrasting scaled down transistor structures from the middle of 1970's to about 2005
[11]

**Transistor structure
in the middle of the 1970's**



**Intel's 65 nm transistor
structure (2005)**



Physical Gate Length
Electrical Channel Length
Gate Oxide Thickness
Channel Doping
Operating Voltage

>1.0 mm
1.0 mm
35 nm
 $4 \times 10^{16} \text{ cm}^{-3}$
4.0 V

35 nm
<20 nm
1.2 nm
 $\sim 10^{18} \text{ cm}^{-3}$
1.2 V

4.3 Strained Si technology

4.3 Strained Si technology (1)

4.3 Strained Si technology

Principle

By using appropriate IC technologies the Si lattice becomes strained, i.e. the distance between the Si atoms becomes wider, as indicated in the Figure below.




Figure: Principle of the strained Si technology [27]

4.3 Strained Si technology (2)

Benefits and drawbacks of the strained Si technology [27]

Benefits

- It increases electron and hole mobility.
- Greater mobility results in 10-20 % increase drive currents that raises performance.

Drawback

The strained Si process needs a few additional process steps that increase the total process cost by less than 2 %.

4.4 The HKMG transistor

4.4 The HKMG transistor (1)

4.4 The HKMG transistor

HKMG means High-k Metal Gate.





Figure: Intel's Tick-Tock development model (Based on [24])

HKMG transistors have been introduced by Intel along with the Penryn family of processors in 2007.


4.4 The HKMG transistor (2)

Limitation of MOSFET scaling in respect to the gate oxide (insulator) layer [28]

Layout of an nMOS transistor



Example implementation of the gate oxide layer at 90 nm



When transistor structures have been scaled down to about 90 or 65 nm the width of the SiO₂ layer became as short as about 1 nm.

However, the distance between SiO₂ molecules is about 0.24 nm so for example a 1.2 nm SiO₂ layer is only about 5-6 SiO₂ molecules wide [29].

As a consequence, while transistor structures were scaled down to the low feature sizes of 90 or 65 nm the leakage current rose drastically, as the next figure shows.

4.4 The HKMG transistor (3)

The need to introduce new transistor design [30]





Figure 3.1.1: Dynamic and static power dissipation trends in chips [30]

4.4 The HKMG transistor (4)

Principle of the HKMG transistor [28]

The gate oxide layer in a MOSFET can be modeled as a parallel plate capacitor. The capacitance C of this parallel plate capacitor is given by

$$C = \frac{\kappa \epsilon_0 A}{t}$$



Where

A is the capacitor area

κ is the relative dielectric constant of the material (3.9 for SiO₂ and > 10 for a high κ dielectric)


ϵ_0 is the permittivity of free space

t is the thickness of the capacitor oxide insulator

4.4 The HKMG transistor (5)

Principle of reducing the leakage current [28]


The thin SiO_2 insulator layer can be replaced by a **wider high-k dielectric** that provides the same or higher capacitance, as shown below.



The wider high-k insulator layer results in **considerable less leakage current**, as the Figure indicates.

4.4 The HKMG transistor (6)


Structure of the HKMG (High-k + Metal Gate) transistor [31]



4.4 The HKMG transistor (7)

Benefits of HKMG transistors [31]

- ~30% reduction in transistor switching power
- >20% improvement in transistor switching speed or
>5x reduction in source-drain leakage power
- >10x reduction in gate oxide leakage power



4.5 FinFET transistors


- 4.5.1 Introduction to the FinFET transistors
- 4.5.2 Intel's 22 nm FinFET transistor
- 4.5.3 Intel's 14 nm FinFET transistor

4.5.1 Introduction to the FinFET transistors

4.5.1 Introduction to the FinFET transistors (1)

4.5.1 Introduction to the FinFET transistors

- The **FinFET transistor** is termed also as **Tri-gate** or **3D transistor**.
- The **term FinFET** (Fin Field Effect **Transistor**) was coined in **1999** by researchers **at the University of California**, Berkley, nevertheless, **first commercial implementations** appiered only more than 10 years later **in 2012 by Intel** under the designation Tri-gate transistor.
- There is **no consensus about how to designate MOS tranasistor structures using fins**, a few firms like IBM, AMD or the foundries TSMC or GlobalFoundries make use of the term **FinFET** whereas Intel dubs such transistor structures as **Tri-gate** transistors.
- Until now Intel developed two generations of FinFET transistors.



4.5.2 Intel's 22 nm FinFET transistor

4.5.2 Intel's 22 nm FinFET transistor (1)

4.5.2 Intel's 22 nm FinFET transistor -1


1. gen.				2. gen.	3. gen.	4. gen.	5. gen.	6. gen.
Core 2 New Microarch. 65 nm <i>TOCK</i>	Penryn New Process 45 nm <i>TICK</i>	Nehalem New Microarch. 45 nm <i>TOCK</i>	Westmere New Process 32 nm <i>TICK</i>	Sandy Bridge New Microarch. 32 nm <i>TOCK</i>	Ivy Bridge New Process 22 nm <i>TICK</i>	Haswell New Microarchi. 22 nm <i>TOCK</i>	Broadwell New Process 14 nm <i>TICK</i>	Skylake New Microarchi. 14 nm <i>TOCK</i>

Figure: Intel's Tick-Tock development model (Based on [24])

Introduced along with the Ivy Bridge family of processors in 2012.

4.5.2 Intel's 22 nm FinFET transistor (2)


The traditional planar transistor [1]



Traditional 2-D planar transistors form a conducting channel in the silicon region under the gate electrode when in the "on" state

4.5.2 Intel's 22 nm FinFET transistor (3)

The 22 nm FinFET transistor -2 [1]




3-D Tri-Gate transistors form conducting channels on three sides of a vertical fin structure, providing “fully depleted” operation

Transistors have now entered the third dimension!

The designation “tri-gate” originates from the fact that now the gate has three sides.

4.5.2 Intel's 22 nm FinFET transistor (4)


The 22 nm FinFET transistor -3 [1]



Tri-Gate transistors can have multiple fins connected together to increase total drive strength for higher performance


4.5.2 Intel's 22 nm FinFET transistor (5)

Contrasting 2D planar and 3D FinFET transistor structures [38]



4.5.2 Intel's 22 nm FinFET transistor (6)


Switching characteristics of the traditional planar and FinFET transistors [1]



The “fully depleted” characteristics of Tri-Gate transistors provide a steeper sub-threshold slope that reduces leakage current

4.5.2 Intel's 22 nm FinFET transistor (7)

Gate delay of the traditional planar and FinFET transistors [1]



22 nm Tri-Gate transistors can operate at lower voltage with good performance, reducing active power by >50%

Gate delay: time difference between output signal and input signal of a gate (n x ps)

4.5.3 Intel's 14 nm FinFET transistor

4.5.3 Intel's 14 nm FinFET transistor (1)

4.5.3 Intel's 14 nm FinFET transistor-1


1. gen.		2. gen.		3. gen.	4. gen.	5. gen.	6. gen.	
Core 2	Penryn	Nehalem	Westmere	Sandy Bridge	Ivy Bridge	Haswell	Broadwell	Skylake
New Microarch.	New Process	New Microarch.	New Process	New Microarch.	New Process	New Microarchi.	New Process	New Microarchi.
65 nm	45 nm	45 nm	32 nm	32 nm	22 nm	22 nm	14 nm	14 nm
TOCK	TICK	TOCK	TICK	TOCK	TICK	TOCK	TICK	TOCK

Figure: Intel's Tick-Tock development model (Based on [24])

Introduced along with the Broadwell family of processors in 2014

4.5.3 Intel's 14 nm FinFET transistor (2)

14 nm 2 generation FinFET transistors with fin improvement [12]



Reduced Number of Fins for Improved Density and Lower Capacitance


4.6 GAAFET transistor family

- 4.6.1 Introduction to the GAAFET transistors
- 4.6.2 Samsung's 3 nm GAAFET and MCBFET transistor

4.6.1 Introduction to the GAAFET transistors


4.5.1 Introduction to the GAAFET transistors

- The **GAAFET transistor** is termed as **Gate-All-Around transistor** or **Ribbon FET**.
- A GAA MOSFET was first demonstrated in 1988, by a Toshiba research team
- The main goal is to increasing transistor density (Moore law)
- The Gate-All-Around Field-Effect Transistor (GAAFET) represents a significant advancement in integrated circuits technology, offering enhanced functionality compared to its predecessor, the Fin Field-Effect Transistor (FinFET).
- Until now there are developed two generations of GAAFET transistors.



4.6.2 Introduction to the GAAFET transistor

Transistor technologies differences:



4.6.1 Introduction to the GAAFET transistors





Figure 7. Electron Microscopy of Intel 20A 4-stack RibbonFET <https://www.intel.com/content/www/us/en/newsroom/news/intel-accelerated-webcast-livestream-replay.html#gs.vic3x8>

4.6.2 Introduction to the MBCFET transistor



MBCFET: Performance & power benefit

Unlike FinFETs, both the width and the number of the sheets can be varied to adjust drive strength or the amount of current the transistor can drive at a given voltage

The width of the nanosheet is a key metric in defining the power and performance characteristics: the higher the width, the higher the performance (at higher power).

6. References

6. References (1)

- [1]: Bohr M., Mistry K.: Intel's Revolutionary 22 nm transistor technology, May 2011,
http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf
- [2]: Wikipedia, Wafer (electronics),
[https://en.wikipedia.org/wiki/Wafer_\(electronics\)](https://en.wikipedia.org/wiki/Wafer_(electronics))
- [3]: The Evolution of AMHS, Daifuku, Jan. 2012,
<http://www.daifuku.com/solution/technology/semiconductor/>
- [4]: Hruska J., Atom Everywhere: Intel breaks ground on first 450mm fab, Extreme Tech,
Aug. 7 2013, <http://www.extremetech.com/extreme/163372-atom-everywhere-intel-breaks-ground-on-first-450mm-fab>
- [5]: Hruska J., TSMC will begin 10nm production this year, claims 5nm by 2020, Extreme Tech,
Jan. 20 2016, <http://www.extremetech.com/computing/221532-tsmc-will-begin-10nm-production-this-year-claims-5nm-by-2020>
- [6]: Shilov A., GlobalFoundries to produce 14nm chips in the first half of 2015, KitGuru,
Dec. 18 2014, <http://www.kitguru.net/components/graphic-cards/anton-shilov/globalfoundries-to-produce-14nm-chips-in-the-first-half-of-2015/>
- [7]: Farrell N., TSMC promises 7nm chips in 2017, Fudzilla, April 22 2015,
<http://www.fudzilla.com/news/processors/37587-tsmc-promises-7nm-chips-in-2017>
- [8]: Shilov A., Globalfoundries' Fab 8 Begins to Produce First Commercial Chips for Customers,
Xbit Labs, Jan. 11 2012, http://www.xbitlabs.com/news/other/display/20120111101201_Globalfoundries_Fab_8_Begins_to_Produce_First_Commercial_Chips_for_Customers.html

6. References (2)

- [9]: Top Semiconductor Foundries Capacity 2015-2016 (Infographic), Anysilicon, Jan. 21 2016,
<http://anysilicon.com/top-semiconductor-foundries-capacity-2015-2016-infographic/>
- [10]: Clarke P., Sales declines dominate 1Q16 chip vendor ranking, EE Times, May 23 2016,
[http://www.electronics-eetimes.com/news/sales-declines-dominate-1q16-chip-vendor-ranking-\(\)](http://www.electronics-eetimes.com/news/sales-declines-dominate-1q16-chip-vendor-ranking-/)
- [11]: Bohr M., A 30 Year Retrospective on Dennard's MOSFET Scaling Paper, IEEE-SSCS, 2007,
<http://www.eng.auburn.edu/~agrawvd/COURSE/READING/LOWP/Boh07.pdf>
- [12]: Bohr M., 14 nm Technology Announcement, Aug. 11 2014, Intel,
http://download.intel.com/newsroom/kits/14nm/pdfs/Intel_14nm_New_uArch.pdf
- [13]: Mujtaba H., NVIDIA Pascal GPU Analysis – An In-Depth Look at NVIDIA's Next-Gen Graphics Cards Powering GeForce, Tesla and Quadro, WCCF Tech, Jan. 13 2016,
<http://wccfttech.com/nvidia-pascal-gpu-analysis/>
- [14]: Moore G. E., No Exponential is Forever... ISSCC 2003,
ftp://download.intel.com/research/silicon/Gordon_Moore_ISSCC_021003.pdf
- [15]: Holt W., Advancing Moore's Law: Benefits Across the Portfolio, Investor Meeting, Nov. 21 201
<http://www.semiwiki.com/forum/files/Intel%20Manufacturing%20Slides%202013.pdf>
- [16]: Myslewski R., Happy 40th birthday, Intel 4004! The first of the bricks that built the IT world, The Register, Nov. 15 2011, http://www.theregister.co.uk/2011/11/15/the_first_forty_years_of_intel_microprocessors/?page=2
- [17]: 2116 Family, 16384 x 1 Bit Dynamic RAM, Data Catalog, Intel, 1977

6. References (3)

- [18]: Intel Museum, Historical Documents,
http://download.intel.com/museum/research/arc_collect/history_docs/pix/1103.jpg
- [19]: Paplinski A.P., CSE3142 Integrated Circuit Design, Monash University, 2006,
<http://www.csse.monash.edu.au/courseware/cse3142/2006/Lnts/C02.pdf>
- [20]: MOSFET Amplifier, Electronics Tutorials,
<http://www.electronics-tutorials.ws/amplifier/mosfet-amplifier.html>
- [21]: CMOS LOGIC Family, Emaze, <https://www.emaze.com/@AIRQLQR/CMOS-LOGIC-FAMILY>
- [22]: NMOS Inverter vs CMOS Inverter -- transfer characteristics, Edaboard, July 19 2014,
<http://www.edaboard.com/thread319744.html>
- [23]: Wikipedia, 32 nanometer, https://en.wikipedia.org/wiki/32_nanometer
- [24]: Singhal R., "Next Generation Intel Microarchitecture (Nehalem) Family: Architecture Insight and Power Management, IDF Taipeh, Oct. 2008, http://intel.wingateweb.com/taiwan08/published/sessions/TPTS001/FA08%20IDFTaipei_TPTS001_100.pdf
- [25]: Woo NS., Samsung System LSI Business, 2013,
<http://www.slideshare.net/fullscreen/bassilis/samsung-analyst-day-2013-slsi-namsung-woo-samsung-system-lsi-business/15>
- [26]: Dennard R.H., Gaensslen F.H., et al., Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions, IEEE Journal of Solid State Circuits, Oct. 1974,
<http://www.eng.auburn.edu/~agrawvd/COURSE/READING/LOWP/Design%20of%20ion-implanted%20MOSFETs%20with%20very%20small%20physical%20dimensions.pdf>

6. References (4)

- [27]: Walden J., 90 nm and Beyond: Moore's Law and More, 2002,
<http://www.eet.bme.hu/~mizsei/Nanoelektronika/vlsifuture03.pdf>
- [28]: Wikipedia, High- κ dielectric,
https://en.wikipedia.org/wiki/High-%CE%BA_dielectric
- [29]: Misra D., Iwai H., Wong H., High-k Gate Dielectrics, The Electrochemical Society, 2005,
https://www.electrochem.org/dl/interface/sum/sum05/IF08-05_Pg30-34.pdf
- [30]: Kim N. S. et al., „Leakage Current: Moore's Law Meets Static Power“, Computer, Dec. 2003, pp. 68-75.
- [31]: Bohr M., Mistry K., Smith S., “Intel Demonstrates High-k + Metal Gate Transistor Breakthrough in 45 nm Microprocessors,”, Intel, Jan. 2007,
http://download.intel.com/pressroom/kits/45nm/Press45nm107_FINAL.pdf
- [32]: Tyson M., Intel confirms that its first 10nm chips will roll out in H2 2017, Hexus, Febr. 19 2017,
<http://hexus.net/tech/news/cpu/90674-intel-confirms-first-10nm-chips-will-roll-h2-2017/>
- [33]: Jan C-H., RF CMOS Technology Scaling in High-k/Metal Gate Era for RF SoC (System-on-Chip Applications, IEDM'10 San Francisco, Dec. 2010, <http://www.intel.com.br/content/dam/doc/technology-brief/32nm-soc-with-rf-cmos-technology-presentation.pdf>
- [34]: Aktualisierte Fertigungsverfahren-Roadmap: GlobalFoundries & TSMC bei 14nm/16nm fast zeitgleich, 3DCenter, Sept. 12 2014, <http://www.3dcenter.org/news/aktualisierte-fertigungsverfahren-roadmap-globalfoundries-tsmc-bei-14nm16nm-fast-zeitgleich>

6. References (5)

- [35]: Moammer K., Samsung and Globalfoundries Beat TSMC to FinFETs – What This Means For AMD, Nvidia and Intel, WCCF Tech, Dec. 19 2014,
<http://wccftech.com/samsung-globalfoundries-tsmc-finfet-production/>
- [36]: Howse B., Smith R., Tick Tock On The Rocks: Intel Delays 10nm, Adds 3rd Gen 14nm Core Product "Kaby Lake,,, AnandTech, July 16 2015,
<http://www.anandtech.com/show/9447/intel-10nm-and-kaby-lake>
- [37]: Intel's (INTC) CEO Brian Krzanich on Q2 2015 Results - Earnings Call Transcript, Seeking Alpha, July 15 2015, <http://seekingalpha.com/article/3329035-intels-intc-ceo-brian-krzanich-on-q2-2015-results-earnings-call-transcript?page=2>
- [38]: Exynos 8 Octa (8890), Samsung, 2016,
http://www.samsung.com/semiconductor/minisite/Exynos/w/solution/mod_ap/8890/
- [39]: Stein M. E., The Korean War: A Pacifist History, Pacifism for the 21st Century, 21 January 2016, <http://pacifism21.org/the-korean-war-a-pacifist-history>
- [40]: Korean War Fast Facts, CNN Library, June 21, 2016,
<http://edition.cnn.com/2013/06/28/world/asia/korean-war-fast-facts>