In Lab 2: BCD to 7 Segment Decoder in Verilog we are using switches to simulate a 4-bit input and display the decimal values 0-9 on the seven segment display on the right (seg[0]).

Demo:

https://www.youtube.com/watch?v=j04YSe7qZjs

COMPE470L_LAB2.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 02/03/2021 01:06:12 AM
// Design Name:
// Module Name: switches_to_sevenseg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
```

```
module switches_to_sevenseg(
   input [3:0] switches, // BOTTOM RIGHT SWITCHES OF BASYS3
   output reg [6:0] seven_segment,
   output [3:0] anodes
);
   From MSB to LSB
   GFEDCBA is the order of bits corresponding to seven seg display
   the following comment is from diligent
   а
   0:a_{to}g = 7'b1000000;///0000
   1:a_{to}g = 7'b1111001;///0001
f/ /b
   2:a_{to}g = 7'b0100100;///0010
g
   //
   3:a_{to}g = 7'b0110000;///0011
                                                                   e /
/c
   4:a_to_g = 7'b0011001;///0100
   5:a_{to}g = 7'b0010010;///0101
d
```

```
*/
assign anodes = 4'b1110; //FAR RIGHT SEV SEG DISPLAY
always @(*) begin
   case (switches)
       4'b0000: seven_segment = 7'b100_0000; // "0"
       4'b0001: seven_segment = 7'b111_1001; // "1"
       4'b0010: seven_segment = 7'b010_0100; // "2"
       4'b0011: seven_segment = 7'b011_0000; // "3"
       4'b0100: seven_segment = 7'b001_1001; // "4"
       4'b0101: seven_segment = 7'b001_0010; // "5"
       4'b0110: seven_segment = 7'b000_0010; // "6"
       4'b0111: seven_segment = 7'b111_1000; // "7"
       4'b1000: seven segment = 7'b000 0000; // "8"
       4'b1001: seven segment = 7'b001 0000; // "9"
       default: seven segment = 7'b100 0000; // "0"
   endcase
```

end

endmodule

TB_COMPE470L_LAB2.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 02/03/2021 01:46:58 AM
// Design Name:
// Module Name: tb_switches_to_sevenseg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module tb_switches_to_sevenseg(
// switches
    input [3:0] sw,
// Seven Segment Display Outputs
   output [6:0] seg,
```

```
output [3:0] an
);

switches_to_sevenseg in1(
.switches(sw),
.seven_segment(seg),
.anodes(an)
);
endmodule
```

Basys-3-Master.xdc

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top
level signal names in the project
# # Clock signal
# set property PACKAGE PIN W5 [get ports clk]
# set_property IOSTANDARD LVCMOS33 [get_ports clk]
# create clock -period 10.000 -name sys clk pin -waveform {0.000 5.000} -add
[get_ports clk]
# Switches
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
# set_property PACKAGE_PIN W15 [get_ports {sw[4]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
# set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
# set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
```

```
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
# set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
# set property IOSTANDARD LVCMOS33 [get ports {sw[7]}]
# set_property PACKAGE_PIN V2 [get_ports {sw[8]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
# set_property PACKAGE_PIN T3 [get_ports {sw[9]}]
# set property IOSTANDARD LVCMOS33 [get ports {sw[9]}]
# set_property PACKAGE_PIN T2 [get_ports {sw[10]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
# set_property PACKAGE_PIN R3 [get_ports {sw[11]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
# set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
# set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
# set_property PACKAGE_PIN U1 [get_ports {sw[13]}]
# set property IOSTANDARD LVCMOS33 [get ports {sw[13]}]
# set property PACKAGE PIN T1 [get ports {sw[14]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
# set property PACKAGE PIN R2 [get ports {sw[15]}]
# set property IOSTANDARD LVCMOS33 [get ports {sw[15]}]
# # LEDs
# set_property PACKAGE_PIN U16 [get_ports {led[0]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
# set_property PACKAGE_PIN E19 [get_ports {led[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[1]}]
# set_property PACKAGE_PIN U19 [get_ports {led[2]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
# set property PACKAGE PIN V19 [get ports {led[3]}]
```

```
# set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
# set_property PACKAGE_PIN W18 [get_ports {led[4]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[4]}]
# set_property PACKAGE_PIN U15 [get_ports {led[5]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
# set_property PACKAGE_PIN U14 [get_ports {led[6]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
# set_property PACKAGE_PIN V14 [get_ports {led[7]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[7]}]
# set_property PACKAGE_PIN V13 [get_ports {led[8]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
# set_property PACKAGE_PIN V3 [get_ports {led[9]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[9]}]
# set_property PACKAGE_PIN W3 [get_ports {led[10]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[10]}]
# set property PACKAGE PIN U3 [get ports {led[11]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
# set property PACKAGE PIN P3 [get ports {led[12]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[12]}]
# set_property PACKAGE_PIN N3 [get_ports {led[13]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[13]}]
# set property PACKAGE PIN P1 [get ports {led[14]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {led[14]}]
# set_property PACKAGE_PIN L1 [get_ports {led[15]}]
# set property IOSTANDARD LVCMOS33 [get ports {led[15]}]
```

```
#7 segment display
set_property PACKAGE_PIN W7 [get_ports {seg[0]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]
set_property PACKAGE_PIN W6 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
set_property PACKAGE_PIN U8 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]
set_property PACKAGE_PIN V8 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]
set_property PACKAGE_PIN U5 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]
set_property PACKAGE_PIN V5 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
set_property PACKAGE_PIN U7 [get_ports {seg[6]}]
set property IOSTANDARD LVCMOS33 [get ports {seg[6]}]
# set_property PACKAGE_PIN V7 [get_ports dp]
# set property IOSTANDARD LVCMOS33 [get ports dp]
set_property PACKAGE_PIN U2 [get_ports {an[0]}]
set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
set_property PACKAGE_PIN U4 [get_ports {an[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
set_property PACKAGE_PIN V4 [get_ports {an[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
set_property PACKAGE_PIN W4 [get_ports {an[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
```

```
# #Buttons
# set_property PACKAGE_PIN U18 [get_ports btnC]
# set property IOSTANDARD LVCMOS33 [get ports btnC]
# set_property PACKAGE_PIN T18 [get_ports btnU]
# set_property IOSTANDARD LVCMOS33 [get_ports btnU]
# set_property PACKAGE_PIN W19 [get_ports btnL]
# set property IOSTANDARD LVCMOS33 [get ports btnL]
# set_property PACKAGE_PIN T17 [get_ports btnR]
# set_property IOSTANDARD LVCMOS33 [get_ports btnR]
# set_property PACKAGE_PIN U17 [get_ports btnD]
# set_property IOSTANDARD LVCMOS33 [get_ports btnD]
##Pmod Header JA
##Sch name = JA1
#set_property PACKAGE_PIN J1 [get_ports {JA[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JA[0]}]
##Sch name = JA2
#set property PACKAGE PIN L2 [get ports {JA[1]}]
#set property IOSTANDARD LVCMOS33 [get ports {JA[1]}]
##Sch name = JA3
#set_property PACKAGE_PIN J2 [get_ports {JA[2]}]
#set property IOSTANDARD LVCMOS33 [get ports {JA[2]}]
##Sch name = JA4
#set_property PACKAGE_PIN G2 [get_ports {JA[3]}]
#set property IOSTANDARD LVCMOS33 [get ports {JA[3]}]
##Sch name = JA7
#set property PACKAGE PIN H1 [get ports {JA[4]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {JA[4]}]
##Sch name = JA8
#set_property PACKAGE_PIN K2 [get_ports {JA[5]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JA[5]}]
##Sch name = JA9
#set_property PACKAGE_PIN H2 [get_ports {JA[6]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JA[6]}]
##Sch name = JA10
#set_property PACKAGE_PIN G3 [get_ports {JA[7]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JA[7]}]
##Pmod Header JB
##Sch name = JB1
#set_property PACKAGE_PIN A14 [get_ports {JB[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JB[0]}]
##Sch name = JB2
#set_property PACKAGE_PIN A16 [get_ports {JB[1]}]
#set property IOSTANDARD LVCMOS33 [get ports {JB[1]}]
##Sch name = JB3
#set_property PACKAGE_PIN B15 [get_ports {JB[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JB[2]}]
##Sch name = JB4
#set_property PACKAGE_PIN B16 [get_ports {JB[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JB[3]}]
##Sch name = JB7
#set_property PACKAGE_PIN A15 [get_ports {JB[4]}]
#set property IOSTANDARD LVCMOS33 [get ports {JB[4]}]
```

```
##Sch name = JB8
#set_property PACKAGE_PIN A17 [get_ports {JB[5]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JB[5]}]
##Sch name = JB9
#set_property PACKAGE_PIN C15 [get_ports {JB[6]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JB[6]}]
##Sch name = JB10
#set_property PACKAGE_PIN C16 [get_ports {JB[7]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JB[7]}]
##Pmod Header JC
##Sch name = JC1
#set_property PACKAGE_PIN K17 [get_ports {JC[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[0]}]
##Sch name = JC2
#set_property PACKAGE_PIN M18 [get_ports {JC[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[1]}]
##Sch name = JC3
#set property PACKAGE PIN N17 [get ports {JC[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[2]}]
##Sch name = JC4
#set property PACKAGE PIN P18 [get ports {JC[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[3]}]
##Sch name = JC7
#set_property PACKAGE_PIN L17 [get_ports {JC[4]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[4]}]
##Sch name = JC8
```

```
#set_property PACKAGE_PIN M19 [get_ports {JC[5]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[5]}]
##Sch name = JC9
#set_property PACKAGE_PIN P17 [get_ports {JC[6]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[6]}]
##Sch name = JC10
#set_property PACKAGE_PIN R18 [get_ports {JC[7]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[7]}]
##Pmod Header JXADC
##Sch name = XA1 P
#set property PACKAGE PIN J3 [get ports {JXADC[0]}]
#set property IOSTANDARD LVCMOS33 [get ports {JXADC[0]}]
##Sch name = XA2_P
#set_property PACKAGE_PIN L3 [get_ports {JXADC[1]}]
#set property IOSTANDARD LVCMOS33 [get ports {JXADC[1]}]
##Sch name = XA3_P
#set_property PACKAGE_PIN M2 [get_ports {JXADC[2]}]
#set property IOSTANDARD LVCMOS33 [get ports {JXADC[2]}]
##Sch name = XA4_P
#set_property PACKAGE_PIN N2 [get_ports {JXADC[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]}]
##Sch name = XA1_N
#set_property PACKAGE_PIN K3 [get_ports {JXADC[4]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[4]}]
##Sch name = XA2_N
#set_property PACKAGE_PIN M3 [get_ports {JXADC[5]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[5]}]
```

```
##Sch name = XA3_N

#set_property PACKAGE_PIN M1 [get_ports {JXADC[6]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]

##Sch name = XA4_N

#set_property PACKAGE_PIN N1 [get_ports {JXADC[7]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[7]}]
```

```
##VGA Connector
#set_property PACKAGE_PIN G19 [get_ports {vgaRed[0]}]
#set property IOSTANDARD LVCMOS33 [get ports {vgaRed[0]}]
#set_property PACKAGE_PIN H19 [get_ports {vgaRed[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[1]}]
#set_property PACKAGE_PIN J19 [get_ports {vgaRed[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]
#set_property PACKAGE_PIN N19 [get_ports {vgaRed[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
#set_property PACKAGE_PIN N18 [get_ports {vgaBlue[0]}]
#set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[0]}]
#set property PACKAGE PIN L18 [get ports {vgaBlue[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[1]}]
#set_property PACKAGE_PIN K18 [get_ports {vgaBlue[2]}]
#set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[2]}]
#set_property PACKAGE_PIN J18 [get_ports {vgaBlue[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]}]
#set property PACKAGE PIN J17 [get ports {vgaGreen[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
#set property PACKAGE PIN H17 [get ports {vgaGreen[1]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
#set_property PACKAGE_PIN G17 [get_ports {vgaGreen[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
#set_property PACKAGE_PIN D17 [get_ports {vgaGreen[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
#set_property PACKAGE_PIN P19 [get_ports Hsync]
#set_property IOSTANDARD LVCMOS33 [get_ports Hsync]
#set_property PACKAGE_PIN R19 [get_ports Vsync]
#set_property IOSTANDARD LVCMOS33 [get_ports Vsync]
```

```
##USB-RS232 Interface

#set_property PACKAGE_PIN B18 [get_ports RsRx]

#set_property IOSTANDARD LVCMOS33 [get_ports RsRx]

#set_property PACKAGE_PIN A18 [get_ports RsTx]

#set_property IOSTANDARD LVCMOS33 [get_ports RsTx]
```

```
##USB HID (PS/2)

#set_property PACKAGE_PIN C17 [get_ports PS2Clk]

#set_property IOSTANDARD LVCMOS33 [get_ports PS2Clk]

#set_property PULLUP true [get_ports PS2Clk]

#set_property PACKAGE_PIN B17 [get_ports PS2Data]

#set_property IOSTANDARD LVCMOS33 [get_ports PS2Data]

#set_property PULLUP true [get_ports PS2Data]
```

```
##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using
the
##STARTUPE2 primitive.
#set property PACKAGE PIN D18 [get ports {QspiDB[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[0]}]
#set_property PACKAGE_PIN D19 [get_ports {QspiDB[1]}]
#set property IOSTANDARD LVCMOS33 [get ports {QspiDB[1]}]
#set_property PACKAGE_PIN G18 [get_ports {QspiDB[2]}]
#set property IOSTANDARD LVCMOS33 [get_ports {QspiDB[2]}]
#set_property PACKAGE_PIN F18 [get_ports {QspiDB[3]}]
#set property IOSTANDARD LVCMOS33 [get ports {QspiDB[3]}]
#set_property PACKAGE_PIN K19 [get_ports QspiCSn]
#set_property IOSTANDARD LVCMOS33 [get_ports QspiCSn]
## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set_property CONFIG_MODE SPIx4 [current_design]
```