

Synthetic conformance modes trigger the intended gates
Clean deterministic
pass pass pass pass pass pass pass admit
Stateful draw shift
pass pass pass pass pass pass fail downgrade
Injected clock budget
pass pass pass fail fail fail blocked suppress
Injected process state
pass pass pass fail fail fail blocked suppress
Seed conversion
pass fail pass pass pass pass pass suppress
L1 L2 L3 L4 L5 L6 L7 L8
Protocol level