


**Background** Program brought (from disk) into memory and placed within a process for it to be run Main memory and registers are only storage CPU can access directly □ Register access in one CPU clock (or less) ■ Main memory can take many cycles □ Cache sits between main memory and CPU registers ☐ Protection of memory required to ensure correct operation


2



3


**Binding of Instructions and Data to Memory**  Address binding (instructions/data) to memory addresses can happen at: □ Compiletime: memory location known a priori, absolute code generated; must recompile if starting location changes □ Load time: generate relocatable code if memory location not known at compile time □ Execution time: binding delayed until run time. Process can be moved during execution from one memory segment to another. Need hardware support for address maps (e.g., base and limit registers) em Concepts – 7th Edition, Feb 22, 2005


4



Logical vs. Physical Address Space  $\hfill\Box$  Concept: **logical address space** bound to separate physical address space Logical address – generated by the CPU (also referred to as virtual address) Physical address – address seen by the memory unit Logical and physical addresses: same in compile-time/load-time address-binding schemes; different in run-time address-binding scheme

6





Dynamic Loading

Routine is not loaded until it is called

Better memory-space utilization; unused routine is never loaded

Useful when large amounts of code are needed infrequently

No special support from the operating system is required; implemented through program design

9

11

Dynamic Linking

Linking postponed until run-time

Small piece of code, stub, locate the appropriate library routine (memory-resident)

Stub replaces itself with the address of the routine, and executes the routine
OS: check if routine is in processes' memory address

Dynamic linking is particularly useful for libraries

System also known as shared libraries

Swapping

Process swapped temporarily from memory to backing store, then back into memory for continued execution

Fast disk; large to accommodate copies of all memory images for all users; direct access to these memory images

Roll out, roll in —variant used for priority-based scheduling (low-priority process swapped out; high-priority executed)

Transfer time: directly proportional to amount of memory swapped

Modified versions found on many systems (UNIX, Linux, Windows)

System maintains a ready queue (swapped) of processes with memory images on disk

Schematic View of Swapping

operating system


1 swap out
process P1
process P2
space
backing store


Operating System Concepts—7\* Edition, Feb 22, 2005


8.12 Silberschatz, Galvin and Gayne 22055

12

10








Dynamic Storage-Allocation Problem

How to satisfy a request of size n from a list of free holes?


| First-fit: Allocate the first hole that is big enough; must search entire list, unless ordered by size
| Produces the smallest leftover hole
| Worst-fit: Allocate the largest hole; must also search entire list
| Produces the largest leftover hole


First-fit and best-fit better than worst-fit in terms of speed and storage utilization




Paging


| Logical address space of a process can be noncontiguous; process allocated physical memory whenever available
| Divide physical memory into fixed-sized blocks called frames (size is power of 2, between 512 bytes and 8,192 bytes)
| Divide logical memory into blocks of same size called pages
| Keep track of all free frames
| To run a program of n pages, find n free frames and load program
| Set up a page table to translate logical to physical addresses
| Internal fragmentation











**Paging Example** 32-byte memory and 4-byte pages pts - 7th Edition, Feb 22, 2005











Memory Protection


Implemented by associating protection bit with each frame

Valid-invalid bit attached to each entry in the page table:

"valid": associated page is in the process' logical address space (legal page)

"invalid": page is not in the process' logical address space


"invalid": page is not in the process' logical address space





Shared Pages


Shared code
One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
Shared code must appear in same location in the logical address space of all processes


Private code and data
Each process keeps a separate copy of the code and data
Pages for the private code and data can appear anywhere in the logical address space























Segmentation Architecture

Logical address consists of a two tuple:
 <segment-number, offset>,


Segment table = maps two-dimensional physical addresses; each table entry has:
 base = starting physical address where segments reside in memory
 limit = specifies the length of the segment


Segment-table base register (STBR): points to segment table's location in memory

Segment-table length register (STLR): indicates number of segments used by a program;
 segment number s is legal if s < STLR

45

44





46 47

