

Intermediate code uses unlimited temporaries Intermediate code generation and optimization Complicates final translation to assembly Typical intermediate code uses too many temporaries The problem: Rewrite the intermediate code to use no more temporaries than there are machine registers Method:

Assign multiple temporaries to each register – But without changing the program behavior

 \bullet Temporaries t_1 and t_2 can share the same register $\underline{\text{if at any point in the}}$

 \bullet If t_1 and t_2 are live at the same time, they cannot share a register

program at most one of t1 or t2 is live.

An Example • Consider the program a:= c + d e:= a + b f:= e - 1 • Assume a and e dead after use • Temporary a can be "reused" after e:= a + b • So can temporary e • Can allocate a, e, and f all to one register (r1): r1:= r2 + r3 r1:= r1 + r4 r1:= r1 - 1 • A dead temporary is not needed • A dead temporary can be reused

Algorithm: Part I

• Compute live variables for each point:

{c,f} .

 $\begin{cases} a,c,f \} & a := b + c \\ \{c,d,f \} & d := -a \\ e := d + f \end{cases}$

b := f + c


{b} →


The Idea

The Register In


Construct an und
A node for each
An edge between program
This is the registe
Two temporaries connecting them

The Register Interference Graph Construct an undirected graph An ode for each temporary An edge between to and to if they are live simultaneously at some point in the program This is the register interference graph (RIG) Two temporaries can be allocated to the same register if there is no edge connecting them





Example After Register Allocation • Compute live variables for each point: r₂ := r₃ + r₄ r₃ := -r₂ r₂ := r₃ + r₁ $r_3 := r_3 + r_2$ $r_2 := r_2 - 1$ r1 := 2 * r2 r3 := r1 + r4



Graph Coloring Heuristic


- Observation:
- Pick a node t with fewer than k neighbors in RIG
 Eliminate t and its edges from RIG
- If resulting graph is k-colorable, then so is the original graph
- Why?
 - why?


 Let c1,...,cn be the colors assigned to the neighbors of tin the reduced graph


 Since n < k we can pick some color for that is different from those of its neighbors.


Graph Coloring Heuristic


- The following works well in practice:
 - Put t on a stack and remove it from the RIG
 Repeat until the graph has one node
- Assign colors to nodes on the stack
- Sart with the last node added
 At each step pick a color different from those assigned to already colored neighbors.











































What if the Heuristic Fails? Remove a and get stuck (as shown below) Pick a node as a candidate for spilling A spilled temporay "lives" in memoy Assume that f is picked as a candidate


















Recomputing Liveness Information New liveness information is almost as before Note if has been split into three temporaries if its live only Between a fire load fa and the next instruction Between a store fi, fa and the preceding instr. Spilling reduces the live range of f And thus reduces its interferences Which results in fewer RG neighbors



Spilling Notes

- Additional spills might be required before a coloring is found
- The tricky part is deciding what to spill
 - . But any choice is correct
- Possible heuristics:
 Spill temporaries with most conflicts
 Spill temporaries with few definitions and uses
 Avoid spilling in inner loops

Caches

- Compilers are very good at managing registers
 - Much better than a programmer could be
- Compilers are not good at managing caches –
 This problem is still left to programmers
 It is still an open question how much a compiler can do to improve cache performance
- \bullet Compilers can, and a few do, perform some cache optimizations

Cache Optimization

· Consider the loop

- This program has terrible cache performance

Cache Optimization

• Consider the program

- Computes the same thing
 But with much better cache behavior
 Might actually be more than 10x faster
- A compiler can perform this optimization
 - called loop interchange

Conclusions

- Register allocation is a "must have" in compilers:
- Because intermediate code uses too many temporaries
 Because it makes a big difference in performance
- Register allocation is more complicated for CISC machines