



Pushing the Limits of AI with In-Network Computing

APNET 2019

Gil Bloch




Mellanox Accelerates Leading HPC and AI Systems

World's Top 3 Supercomputers




1

Summit CORAL System
World's Fastest HPC / AI System
9.2K InfiniBand Nodes



2

Sierra CORAL System
#2 USA Supercomputer
8.6K InfiniBand Nodes



3

Wuxi Supercomputing Center
Fastest Supercomputer in China
41K InfiniBand Nodes



Data is Growing Faster Than Ever

Autonomous vehicle generates 4000GByte per day

CAMERA

~20-40MB Per/sec

SONAR

~10-100KB Per/Sec

GPS


~50KB Per/Sec

RADAR

~10-100KB Per/Sec


Light Detection & Ranging

~10-70MB Per/Sec



- Data will grow by a factor of 10 over the next decade to 163 Zeta Bytes in 2025 (source: IDC)
- Faster Data processing requires faster Interconnect speeds

Neural Networks Complexity Growth



Complexity = GOPS X Bandwidth

Enabling World-Leading Artificial Intelligence Solutions

Mellanox Unleashes the Power of Artificial Intelligence

**More
Data**



**Better
Models**



**Faster
Interconnect**




GPUs
CPUs
ASIC
FPGAs
Storage

The Need for Intelligent and Faster Interconnect


Faster Data Speeds and In-Network Computing
Enable Higher Performance and Scale

CPU-Centric (Onload)



Must Wait for the Data
Creates Performance Bottlenecks

Data-Centric (Offload)




Analyze Data as it Moves!
Higher Performance and Scale

An Application Example – Pizza Processing

CPU 1 – Pizza Generation

CPU 2 – Pizza Consumption

CPU-Centric (Onload)



**Must Wait for the Data
Creates Performance Bottlenecks**

- Order Pizza
 - Call (or use Pizza application)
- CPU 1 – prepare Pizza
 - Tomato sauce, Cheese, Peperoni...
- CPU 1 – Put in the oven
 - And now we wait...
- CPU 1 – Pack and send
- Network (Pizza Delivery)


What if...



Data Centric Architecture to Overcome Latency Bottlenecks


Intelligent Interconnect Paves the Road to Exascale Performance

CPU-Centric (Onload)




Communications Latencies
of 30-40us


Data-Centric (Offload)




Communications Latencies
of 3-4us



In-Network Computing to Enable Data-Centric Data Centers



Accelerating All Levels of HPC/AI Frameworks




The Need for Speed

A large olive green square and a smaller blue square are positioned to the left of the title.

Matching Inter and Intra Node Bandwidth

INTER-GPU COMMUNICATION

Intra-node and Inter-node



6-9 QPI (shared memory)

9-12 PCI Express Gen3 x16 (P2P)

62 NVLink, P100 (P2P)

132 NVLink, V100 (P2P)

1.2 10GbE, TCP/IP Sockets

12 100Gb IB or RoCE, RDMA (IB verbs)

47 4x 100Gb (DGX1)

82 8x 100Gb (DGX2)

Effective bandwidth in GB/s

6 NVIDIA

S9656 - DISTRIBUTED TRAINING AND FAST INTER-GPU COMMUNICATION WITH NCCL

Sylvain Jeaugey, NVIDIA


Mellanox Accelerates TensorFlow 1.5



100G is a Must For
Large Scale Models

6.5X

Faster Training
with 100G







RDMA and GPUDirect

A large olive green square and a smaller blue square are positioned to the left of the title.

10X Higher Performance with GPUDirect™ RDMA

- Accelerates HPC and Deep Learning performance
- Lowest communication latency for GPUs

GPUDirect™ RDMA





Mellanox Accelerates NVIDIA NCCL 2.0



50% Performance Improvement

with NVIDIA® DGX-1 across
32 NVIDIA Tesla V100 GPUs
Using InfiniBand RDMA
and GPUDirect™ RDMA



Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)




**Scalable Hierarchical
Aggregation and
Reduction Protocol**




Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)

- Reliable Scalable General Purpose Primitive
- Applicable to Multiple Use-cases in ML/HPC
- Scalable High Performance Collective Offload




SHARP AllReduce Performance Advantages (128 Nodes)

Allreduce Latency



Allreduce Latency




Scalable Hierarchical
Aggregation and
Reduction Protocol

SHARP enables 75% Reduction in Latency
Providing Scalable Flat Latency


SHARP AllReduce Performance Advantages

1500 Nodes, 60K MPI Ranks, Dragonfly+ Topology

MPI AllReduce Latency
1500 Nodes, 1PPN





MPI AllReduce Latency
1500 Nodes, 40PPN, 60K MPI Ranks



Scalable Hierarchical
Aggregation and
Reduction Protocol

SHARP Enables Highest Performance

SHARP Performance – Application (OSU)



Network-Based Computing Laboratory
<http://nowlab.cse.ohio-state.edu/>



The MVAPICH2 Project
<http://mvapich.cse.ohio-state.edu/>

Source: Prof. DK Panda, Ohio State University

SHARP Accelerates AI Performance



The CPU in a parameter server becomes the bottleneck



**Scalable Hierarchical
Aggregation and
Reduction Protocol**




Performs the Gradient Averaging
Replaces all physical parameter servers
Accelerate AI Performance




InfiniBand SHARP Advantage for Deep Learning

- Increase System Performance
- Better Scalability
- Reduces amount of data traversing the network




8 Nodes, 16 GPUs, InfiniBand



8 Nodes, 22 GPUs, InfiniBand

Scalable Performance for Distributed AI



Thank You

