

DCMOS ASSIGNMENT-2

Name: Vaibhav Bajoriya

Roll No: IMT2022574

Email-Id: Vaibhav.Bajoriya@iiitb.ac.in

Q1.

Q1.) Analyze the output voltage profile for $V_{in}(t)$ defined below in Cadence simulation tool for an inverter circuit consisting of (W/L) of NMOS transistor as 2:1 and the (W/L) of PMOS as 4:1, and V_{dd} is 5V. Assume 130 nm technology node parameters. Draw the transient output voltage profile for the input voltage. Input voltage ($V_{in}(t)$) is defined as shown below:

$$V_{in}(t) = m \times t, \text{ for } 0 < t < 1 \text{ ps}$$

$$V_{in}(t) = 5V, \text{ for } 1 \text{ ps} \leq t < 21 \text{ ps}$$


$$V_{in}(t) = (22 - t) \times m, \text{ for } 21 \text{ ps} < t < 22 \text{ ps}$$

$$V_{in}(t) = 0 \text{ V}, \text{ for } t \geq 22 \text{ ps where } m = 5V/1 \text{ ps}$$


Also use the long channel current model expression mentioned in the Textbook, and determine the transient output voltage profile. You may use Matlab to find the solutions for a lengthy expression.


=>

Schematics:




Graphs:






(LTspice)




Theory:

Q.13



Input signal \rightarrow ramp signal ($0 \rightarrow V_{dd}$)



Corresponding V_{out} for the above V_{in} (ramp signal)
(Case (I)) \Rightarrow

$$0 \leq V_{in} \leq V_t$$

\Rightarrow the NMOS is switched off while PMOS is in linear region, because only PMOS is ON and NMOS is off \rightarrow linear. Therefore current is zero.

Case (II) \Rightarrow $V_t \leq V_{in} \leq V_{dd}/2$

NMOS \rightarrow saturation, PMOS is in linear region

$$I_{d,NMOS} (sat) = I_{d,PMOS} (linear)$$

$$\frac{\beta_n}{2} (V_{in} - V_t)^2 = \beta_p (V_{dd} - V_{in} - V_t) (V_{dd} - V_{out})$$

$$\frac{(V_{in} - 0.3)^2}{2} = (V_{dd} - V_{in} - 0.3 - (V_{dd} - V_{out})) (V_{dd} - V_{out})$$

$$V_{dd} - V_{out} = V_x$$

$$\frac{(V_{in} - 0.3)^2}{2} = (V_{dd} - V_{in} - 0.3 - V_x) V_x$$

$$(V_{in} - 0.3)^2 = (2V_{dd} - 2V_{in} - 0.6 - V_x) V_x$$

$$V_x^2 - V_x(2V_{dd} - 2V_{in} - 0.6) + (V_{in} - 0.3)^2 = 0$$

$$V_x = \frac{(2V_{dd} - 2V_{in} - 0.6) \pm \sqrt{(2V_{dd} - 2V_{in} - 0.6)^2 - 4(V_{in} - 0.3)^2}}{2}$$

$$V_x = (V_{dd} - V_{in} - 0.3) \pm \sqrt{(V_{dd} - V_{in} - 0.3)^2 - (V_{in} - 0.3)^2}$$

$$= (V_{dd} - V_{in} - 0.3) \pm \sqrt{(V_{dd} - 0.3)^2 - 2(V_{in})(V_{dd} - 0.3) + V_{in}^2 - V_{in}^2 + 0.6V_{in} + (0.3)^2}$$

$$V_{out} = -V_{in} - 0.3 \pm \sqrt{(V_{dd} - 0.3)^2 - 2V_{in}(V_{dd} - 0.3) + 0.6V_{in} - (0.3)^2}$$

$$V_{out} = V_{in} + 0.3 \pm \sqrt{(V_{dd} - 0.3)^2 - 2V_{in}(V_{dd} - 0.3) + 0.6V_{in} - (0.3)^2}$$

when $V_{dd} = 1V$

$$V_{out} = V_{in} + 0.3 \pm \sqrt{(0.7)^2 - 2V_{in}(0.7) - (0.3)^2}$$

$$= V_{in} + 0.3 \pm \sqrt{0.49 - 1.4V_{in}}$$

$$= V_{in} + 0.3 \pm \sqrt{0.4 - 0.8V_{in}}$$

Case (III) :- when $V_{dd} - V_1 < V_{in} < V_{dd} - V_2$

In this case, NMOS \rightarrow linear, while PMOS \rightarrow saturation.

$$I_{ds, \text{NMOS}} (\text{linear}) = I_{ds, \text{PMOS}} (\text{saturation})$$

$$\beta_n (V_{in} - V_1 - \frac{V_{out}}{2}) V_{out} = \frac{\beta_p}{2} (V_{dd} - V_{in} - V_2)^2$$

since $\beta_p = \beta_n$

$$2(V_{in} - V_1 - \frac{V_{out}}{2}) V_{out} = (V_{dd} - V_{in} - V_2)^2$$

$$(2V_{in} - 2V_1 - V_{out}) V_{out} = (V_{dd} - V_{in} - V_2)^2$$

$$V_{out}^2 - V_{out}(2V_{in} - 2V_1) + (V_{dd} - V_{in} - V_2)^2 = 0$$

$$V_{out} = \frac{2(V_{in} - V_1) \pm \sqrt{4(V_{in} - V_1)^2 - 4(V_{dd} - V_{in} - V_2)^2}}{2}$$

$$V_{out} = (V_{in} - V_1) \pm \sqrt{(V_{in} - V_1)^2 - (V_{dd} - V_1 - V_2)^2}$$

$$= (V_{in} - V_1) \pm \sqrt{V_{in}^2 - 0.6V_{in} + 0.3^2 - (V_{dd} - 0.7)^2 + 2V_{in}(V_{dd} - 0.7) - V_{in}^2}$$

$$= (V_{in} - V_1) \pm \sqrt{2V_{in}(V_{dd} - 0.6) + 0.3^2 - (V_{dd} - 0.7)^2}$$

$$V_{dd} = 1V$$

$$V_{out} = (V_{in} - 0.3) \pm \sqrt{2V_{in} - 0.4}$$

Case (IV) $\Rightarrow V_{dd} - V_1 < V_{in} < V_{dd}$

NMOS \rightarrow linear, PMOS \rightarrow off


As PMOS is switched off no current through, while the NMOS provides direct connection to ground.

$$\therefore V_{out} = 0V$$

Q2.


Q2.) Consider the CMOS circuit schematic shown below. The critical path is through inverter. Use logical effort to size these gates to minimize the delay through the critical path. Assume $R_{PMOS} = 2 R_{NMOS}$. Assume $C_{out} = 10 C_{in}$ and that C_{in} applies to all inputs X, Y, and Z.

What is the minimum path delay through the inverter to OUT ? Verify the same in LT Spice using 22 nm and 45 nm model files (uploaded in the LMS), and assume C_{in} equal to 10 times unit NMOS transistor capacitance.




=>

Schematics:




Graphs:


(Taking y as the input voltage,ie. $V_{in} = V_y$ (PULSE input) , $V_x = 1$ and $V_z = 0$)



(Zoomed out)




(LTspice for better propagation delay)



Delay from above LTspice stimulation = $(8.0305 - 8.0000)\text{ps} = 30.5\text{ps}(\text{approx.})$

Theory:



(Normalised)

$$\text{delay} = \sum p_i + \sum g_i h_i = \sum p_i + n(F)^{1/4}$$

$$\text{Total delay} = 1 + \frac{n_1 + n_2}{10} + 1 + \frac{n_2}{n_1} + 2 + \frac{4}{3} \frac{n_2}{n_1}$$

$$= 6 + \frac{n_1}{10} + \frac{n_2}{10} + \frac{n_2}{n_1} + \frac{4}{3} \frac{n_2}{n_1} + \frac{400}{3n_1}$$

\therefore Using AM-GM to find min delay


$$= 6 + \frac{n_1}{10} + 4 \left(\frac{n_2}{10} \times \frac{n_2}{n_1} \times \frac{4}{3} \times \frac{100}{n_2} \right)^{1/4}$$

$$= 6 + \frac{n_1}{10} + 4 \times \left(\frac{160}{3} \right)^{1/4}$$

for n_2 ,

$$\frac{400}{3n_2} = \left(\frac{160}{3} \right)^{1/4}$$

$$n_2 = \frac{400}{3 \times 2.057} = 64.94$$



$$\text{delay} = 1 + \frac{n_1}{10} + 2 + \frac{4}{3} \frac{n_2}{n_1} + 2 + \frac{4}{3} \frac{100}{n_2}$$

$$= 5 + \frac{n_1}{10} + \frac{4}{3} \frac{n_2}{n_1} + \frac{4}{3} \frac{100}{n_2}$$

Now, we know that this delay can be minimum after critical path's delay, so we equate them to find a value for n_1 .

$$5 + \frac{n_1}{10} + \frac{4}{3} \left(\frac{n_2}{n_1} \right) + \frac{4}{3} \left(\frac{100}{n_2} \right) = 6 + \frac{n_1}{10} + 4 \left(\frac{160}{3} \right)^{1/4}$$

$$\Rightarrow \frac{4}{3} \times \frac{n_2}{n_1} + \frac{4}{3} \frac{100}{n_2} = 1 + 4 \times \left(\frac{160}{3} \right)^{1/4}$$

~~using AM-GM~~

~~86.58~~

using value of $n_2 = 64.94$

$$\Rightarrow \frac{86.58}{n_1} + 2.0531 = 9.213$$

$$\Rightarrow \frac{86.58}{n_1} = 7.159$$

$$n_1 = 12.09$$

$$\text{Total delay} = 6 + \frac{12.09}{10} + 4 \left(\frac{160}{3} \right)^{1/4}$$

$$= 6 + 1.209 + 4 \times \left(\frac{160}{3} \right)^{1/4}$$

$$= (15.422) \times 3RC$$

$$= 46.236 RC$$

Approximating R, C values for 45nm min transistors

$$R \approx \frac{6 \text{ k}\Omega}{\beta} = \frac{3.0868}{\beta} = \frac{3.0868 \times 6}{\mu C_0 \times W} = 3.0868 \text{ k}\Omega$$

$$C \approx \frac{k_0 \times \epsilon_0 \times W \times L}{\text{for } 45 \text{ nm}} \approx 6 \text{ k}\Omega$$

$$= \frac{3.9 \times 8.85 \times 10^{-14} \times 4 \times 10^{-9} \times 20 \times 10^{-9}}{1.25 \times 10^{-9}}$$

$$= 1.11 \times 10^{-16} \text{ F}$$

Actual delay (theoretical)

$$\approx 46.276 \times 6 \times 10^3 \times 1.11 \times 10^{-16}$$

$$\approx 30.5 \text{ ps}$$


$$\frac{\gamma}{3} \times \frac{\eta_1}{\eta_2} = \left(\frac{160}{9} \right)^{1/4} \quad \left| \quad \frac{\kappa}{10} = \left(\frac{160}{9} \right)^{1/4}$$

$$\eta_2 = 42.16$$

$$\kappa = 20.53$$

$$\Rightarrow \kappa = 20.53, \eta_1 = 12.09, \eta_2 = 42.16$$

$$\eta_3 = 64.94$$



Q3.

Q3.) For the logic $Y = \sim(ABC + DE + EFG)$, implement transistor level schematic of the gate. Optimize the size of all NMOS and PMOS transistors such that the worst case rise and fall delays are equal to the fall delay of a minimum sized CMOS inverter, assuming $R_{PMOS} = 2.5 R_{NMOS}$.

=>

