DCMOS ASSIGNMENT-2

Name: Vaibhav Bajoriya

Roll No: IMT2022574

Email-Id: Vaibhav.Bajoriya@iiitb.ac.in

Q1.

Q1.) Analyze the output voltage profile for Vin(t) defined below in Cadence simulation tool for an inverter circuit consisting of (W/L) of NMOS transistor as 2:1 and the (W/L) of PMOS as 4:1, and Vdd is 5V. Assume 130 nm technology node parameters. Draw the transient output voltage profile for the input voltage. Input voltage (Vin(t)) is defined as shown below:

$$Vin(t)=m\times t, \ for \ 0< t<1 \ ps$$

$$Vin(t)=5V, \ for \ 1ps\leq t <21 \ ps$$


$$Vin(t)=(22-t)\times m, \ for \ 21ps< t<22 \ ps$$

$$Vin(t)=0 \ V, \ for \ t\geq 22 \ ps \ where \ m=5V/1ps$$


Also use the long channel current model expression mentioned in the Textbook, and determine the transient output voltage profile. You may use Matlab to find the solutions for a lengthy expression.


=>

Schematics:




Graphs:





(LTspice)



Theory:

Empet signal ? ramp signal (0 -> vold)

24

25

Corresponding Neut for the shore vin | ramp signal |

0 < Vin < V.

25

The si NMO s is siniteled off while PMO s

ais in linear region.

Leccure sortly PMO s is an and and NMO s is

leccure sortly PMO s is an and and NMO sis

Merefore current is zero.

Care (I) =) V4 & Vin & Vold/2

NMO S -> paterations, PMO s is an leniens say.

Idenos (sat) = Ist pm: (linear)

For (Vin - Va) ? - Br (Vid - Van - V4 - (Vold-Van)

(Vid - Van)

\(\frac{\var}{\var} - 0.3 - (\varterial) \) (\varterial) \\
\varterial \(\varterial - \varterial \) \\
\varterial \(\varterial - \varterial \) \\
\(\varterial \varterial - \varterial \) \\
\(\varterial \varterial - \varterial \varteria

Lan (11): - when the wing (Vdd - V. In this case, Nagos - luriar rutiale PMOS - raturation I'ds NMOS (during) = I'sd pros (Taken ation) BN (vin - V+ · Vant) (vant) = fe (vid - Vin - Vo) suice pr = pu 2 Nin - V4 - Vant / Vont - (Ved - Vin - 14)2 [2 Vin - 2 Va - Vaul) vant = (Vdh - Vin - V.) Veut - vaut, 12 vm - 2v,) + (vil - vm + v+) = 0. Vent = 2 (Vin - V+) + Ju[vin - V+]2 - 4 (Vdd - + Vin - V+) Vend = (Vin - 4) I J(Vin - V.) = - ((VId - X) - VE) = (vin - v+) + J vint - 0.6 vin 16.712 - (vid - 0.7)2 + 2 vin (vid 0) = (Vin - Va) + J2vin (Vdd -0.6)+(0.3)2. VID = IV Vout = (vii -0.3) + 15.4 in - 0.4

Can (IV) 2 vold - V, < Vini = Vold

NMOS & Linear, PMOS & off

As pines is suitched off no current


through, while the NMOS promides direct

connection to ground.

Neut = OV.


Q2.) Consider the CMOS circuit schematic shown below. The critical path is through inverter. Use logical effort to size these gates to minimize the delay through the critical path. Assume $R_{PMOS} = 2 R_{NMOS}$. Assume Cout = 10 Cin and that Cin applies to all inputs X, Y, and Z.

What is the minimum path delay through the inverter to OUT? Verify the same in LT Spice using 22 nm and 45 nm model files (uploaded in the LMS), and assume Cin equal to 10 times unit NMOS transistor capacitance.




=>

Schematics:




Graphs:


(Taking y as the input voltage, ie. Vin = Vy(PULSE input), Vx = 1 and Vz = 0)



(Zoomed out)




(LTspice for better propagation delay)



Delay from above LTspice stimulation = (8.0305-8.0000)ps = 30.5ps(approx.)

Theory:




(Nomadired)

delay = \(\frac{\text{Fi}}{\text{ + \frac{\text{ + \text{ + \frac{\text{ + \frac{


New , we show that this college can be maximum with soulied path's chlay, so we equale the find of values yet in a sure of the first of


Affronimating R, C walus for 45 nm mit transter R = 6 x = 3.0868/B = 3.08.68 x 6 = 3.01682 # = Kon Eon my F = pK25 - ton . AL = 1.11 × 10 16 F Actual delay (theoretical) 2 46.276 × 6×103 × 1.11 71515 ≈ 30.5 ps 1609 1/4 n, = 42.16 n = 20.53 =1 n = 20.83, n, = 12.09, n = 42.16 n = 64.94



Q3.) For the logic Y = \sim (ABC + DE + EFG), implement transistor level schematic of the gate. Optimize the size of all NMOS and PMOS transistors such that the worst case rise and fall delays are equal to the fall delay of a minimum sized CMOS inverter, assuming RPMOS = 2.5 RNMOS.

=>





$$px = 2 = \frac{R}{4.5} + \frac{R}{2.5} = \frac{R}{2.5}$$

$$R[\frac{7.5}{3.45} + n] = \frac{R}{2.5}$$

$$n = \frac{7.5}{2} = \frac{7.45}{2.45}$$