

## Assignment#2

Q1.) Analyze the output voltage profile for  $V_{in}(t)$  defined below in Cadence simulation tool for an inverter circuit consisting of (W/L) of NMOS transistor as 2:1 and the (W/L) of PMOS as 4:1, and  $V_{dd}$  is 5V. Assume 130 nm technology node parameters. Draw the transient output voltage profile for the input voltage. Input voltage ( $V_{in}(t)$ ) is defined as shown below:

$$V_{in}(t) = m \times t, \text{ for } 0 < t < 1 \text{ ps}$$

$$V_{in}(t) = 5V, \text{ for } 1 \text{ ps} \leq t < 21 \text{ ps}$$


$$V_{in}(t) = (22 - t) \times m, \text{ for } 21 \text{ ps} < t < 22 \text{ ps}$$

$$V_{in}(t) = 0 \text{ V}, \text{ for } t \geq 22 \text{ ps where } m = 5V/1 \text{ ps}$$

Also use the long channel current model expression mentioned in the Textbook, and determine the transient output voltage profile. You may use Matlab to find the solutions for a lengthy expression.

Q2.) Consider the CMOS circuit schematic shown below. The critical path is through inverter. Use logical effort to size these gates to minimize the delay through the critical path. Assume  $R_{PMOS} = 2 R_{NMOS}$ . Assume  $C_{out} = 10 C_{in}$  and that  $C_{in}$  applies to all inputs X, Y, and Z.

What is the minimum path delay through the inverter to OUT ? Verify the same in LT Spice using 22 nm and 45 nm model files (uploaded in the LMS), and assume  $C_{in}$  equal to 10 times unit NMOS transistor capacitance.



Q3.) For the logic  $Y = \sim(ABC + DE + EFG)$ , implement transistor level schematic of the gate. Optimize the size of all NMOS and PMOS transistors such that the worst case rise and fall delays are equal to the fall delay of a minimum sized CMOS inverter, assuming  $R_{PMOS} = 2.5 R_{NMOS}$ .