



HACETTEPE UNIVERSITY
ELECTRICAL AND ELECTRONICS ENGINEERING
ELE227 FUNDAMENTALS OF DIGITAL SYSTEMS LABORATORY
FALL 2019

1) Circuit Diagram

VHDL Implementation:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity halfAdder is
    Port ( in1 : in  STD_LOGIC;
          in2 : in  STD_LOGIC;
          sum : out  STD_LOGIC;
          carry : out  STD_LOGIC);
end halfAdder;

architecture Behavioral of
halfAdder is

begin
    sum <= in1 xor in2;
    carry <= in1 and in2;

end Behavioral;
```


RTL Schematic:



Test Bench Input:

```
begin
    in1 <= '0';
    in2 <= '0';
    wait for 100 ns;
    in1 <= '0';
    in2 <= '1';
    wait for 100 ns;
    in1 <= '1';
    in2 <= '0';
    wait for 100 ns;
    in1 <= '1';
    in2 <= '1';
    wait for 100 ns;
    wait;
end process;
```

Test Bench Result:



2) Circuit Diagram



VHDL Implementation:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fullAdder is
    Port ( in1 : in  STD_LOGIC;
          in2 : in  STD_LOGIC;
          cin : in  STD_LOGIC;
          sum : out  STD_LOGIC;
          cout : out  STD_LOGIC);
end fullAdder;

architecture Behavioral of
fullAdder is

    signal
    sumSign,carrySign1,carrySign2:std_l
    ogic;
```

```
Component halfAdder is
    Port ( in1 : in  STD_LOGIC;
          in2 : in  STD_LOGIC;
          sum : out  STD_LOGIC;
          carry : out
STD_LOGIC);
end component;

begin


    halfAdder1:halfAdder port
map(in1,in2,sumSign,carrySign1);

    halfAdder2:halfAdder port
map(sumSign,cin,sum,carrySign2);

    cout <= carrySign1 or
carrySign2;

end Behavioral;
```


RTL Schematic:



Test Bench Input:

<pre>stim_proc: process begin in1 <= '0'; in2 <= '0'; cin <= '0'; wait for 100 ns; in1 <= '0'; in2 <= '0'; cin <= '1'; wait for 100 ns; in1 <= '0'; in2 <= '1'; cin <= '0'; wait for 100 ns; in1 <= '0'; in2 <= '1'; cin <= '1'; wait for 100 ns; end process;</pre>	<pre>in1 <= '1'; in2 <= '0'; cin <= '0'; wait for 100 ns; in1 <= '1'; in2 <= '0'; cin <= '1'; wait for 100 ns; in1 <= '1'; in2 <= '1'; cin <= '0'; wait for 100 ns; in1 <= '1'; in2 <= '1'; cin <= '1'; wait for 100 ns; wait; end process;</pre>
--	---

Test Bench Result:



3) Circuit Diagram



VHDL Implementation:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ThreeBitAdderSubtractor is
    Port ( a : in  STD_LOGIC_VECTOR (2
downto 0);
        b : in  STD_LOGIC_VECTOR (2
downto 0);
        switch : in  STD_LOGIC;
        carry : out  STD_LOGIC;
        result : out
STD_LOGIC_VECTOR (2 downto 0));
end ThreeBitAdderSubtractor;

architecture Behavioral of
ThreeBitAdderSubtractor is
    signal
aSign1,aSign2,aSign3,carrySign1,carrySi
gn2:std_logic;
```

```
component fullAdder is
    Port ( in1 : in  STD_LOGIC;
        in2 : in  STD_LOGIC;
        cin : in  STD_LOGIC;
        sum : out  STD_LOGIC;
        cout : out  STD_LOGIC);
end component;

begin
    aSign1 <= a(0) xor switch;
    aSign2 <= a(1) xor switch;
    aSign3 <= a(2) xor switch;


    fullAdder1:fullAdder port
map(aSign1,b(0),switch,result(0),carry
Sign1);

    fullAdder2:fullAdder port
map(aSign2,b(1),carrySign1,result(1),c
arrySign2);

    fullAdder3:fullAdder port
map(aSign3,b(2),carrySign2,result(2),c
arry);

end Behavioral;
```


RTL Schematic:




Test Bench Input:

<pre> stim_proc: process begin a <= "000"; b <= "000"; switch <= '0'; wait for 100 ns; a <= "000"; b <= "000"; switch <= '1'; wait for 100 ns; a <= "011"; b <= "001"; switch <= '0'; wait for 100 ns; a <= "111"; b <= "001"; switch <= '0'; wait for 100 ns; </pre>	<pre> a <= "111"; b <= "001"; switch <= '1'; wait for 100 ns; a <= "100"; b <= "111"; switch <= '0'; wait for 100 ns; a <= "100"; b <= "111"; switch <= '1'; wait; end process; </pre>
---	---

Test Bench Result:



4) Circuit Diagram




VHDL Implementation:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity multiplier3Bit is
    Port ( a : in  STD_LOGIC_VECTOR (2
downto 0);
          b : in  STD_LOGIC_VECTOR (1
downto 0);
          result : out
STD_LOGIC_VECTOR (4 downto 0));
end multiplier3Bit;
architecture Behavioral of
multiplier3Bit is
signal aSign:std_logic_vector(2 downto
0);
signal bSign:std_logic_vector(2 downto
0);
signal carrySign:std_logic_vector(1
downto 0);
component fullAdder is
    Port ( in1 : in  STD_LOGIC;
          in2 : in  STD_LOGIC;
          cin : in  STD_LOGIC;
          sum : out  STD_LOGIC;
          cout : out  STD_LOGIC);
end component;
```

```
begin
    result(0) <= a(0) and b(0);
    aSign(0) <= a(1) and b(0);
    bSign(0) <= a(0) and b(1);
    fullAdder1:fullAdder port
map(aSign(0),bSign(0),'0',result(1),ca
rrySign(0));
    aSign(1) <= a(2) and b(0);
    bSign(1) <= a(1) and b(1);
    fullAdder2:fullAdder port
map(aSign(1),bSign(1),carrySign(0),res
ult(2),carrySign(1));
    aSign(2) <= carrySign(1);
    bSign(2) <= a(2) and b(1);
    fullAdder3:fullAdder port
map(aSign(2),bSign(2),'0',result(3),re
sult(4));
end Behavioral;
```

RTL Schematic:



Test Bench Input:

<pre> stim_proc: process begin a <= "000"; b <= "00"; wait for 50 ns; a <= "000"; b <= "01"; wait for 50 ns; a <= "000"; b <= "11"; wait for 50 ns; a <= "001"; b <= "01"; wait for 50 ns; a <= "001"; b <= "10"; wait for 50 ns; a <= "001"; b <= "11"; wait for 50 ns; </pre>	<pre> a <= "011"; b <= "01"; wait for 50 ns; a <= "011"; b <= "10"; wait for 50 ns; a <= "011"; b <= "11"; wait for 50 ns; a <= "111"; b <= "01"; wait for 50 ns; a <= "111"; b <= "10"; wait for 50 ns; a <= "111"; b <= "11"; wait for 50 ns; end process; </pre>
---	---

Test Bench Result:

