




**HACETTEPE UNIVERSITY**  
**ELECTRICAL AND ELECTRONICS ENGINEERING**  
**ELE227 FUNDAMENTALS OF DIGITAL SYSTEMS LABORATORY**  
**FALL 2019**

**1) Circuit Diagram**



**VHDL Implementation:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fullSubtractor is
    Port ( a : in  STD_LOGIC;
          b : in  STD_LOGIC;
          cIn : in  STD_LOGIC;
          borrow : out  STD_LOGIC;
          result : out
STD_LOGIC);
end fullSubtractor;

architecture Behavioral of
fullSubtractor is
    signal inSign:std_logic_vector (2
downto 0);
    signal resSign:std_logic_vector (7
downto 0);
    component three_to_eight_decoder is
        Port ( input : in
STD_LOGIC_VECTOR (2 downto 0);
              output : out
STD_LOGIC_VECTOR (7 downto 0));
    end component;
```

```
begin

    inSign(0) <= cIn;

    inSign(1) <= b;

    inSign(2) <= a;


    decoder1:three_to_eight_decoder port map(inSign,resSign);

    result <= (resSign(1) or
resSign(2) or resSign(4) or
resSign(7));

    borrow <= (resSign(1) or
resSign(2) or resSign(3) or
resSign(7));

end Behavioral;
```


## RTL Schematic:



## Test Bench Input:

<pre> stim_proc: process begin     a &lt;= '0';     b &lt;= '0';     cin &lt;= '0';     wait for 100 ns;     a &lt;= '0';     b &lt;= '0';     cin &lt;= '1';     wait for 100 ns;     a &lt;= '0';     b &lt;= '1';     cin &lt;= '0';     wait for 100 ns;     a &lt;= '0';     b &lt;= '1';     cin &lt;= '1';     wait for 100 ns; </pre>	<pre>     a &lt;= '1';     b &lt;= '0';     cin &lt;= '0';     wait for 100 ns;     a &lt;= '1';     b &lt;= '0';     cin &lt;= '1';     wait for 100 ns;     a &lt;= '1';     b &lt;= '1';     cin &lt;= '0';     wait for 100 ns;     a &lt;= '1';     b &lt;= '1';     cin &lt;= '1';     wait for 100 ns;     wait; end process; </pre>
---	---

## Test Bench Result:



## 2) Circuit Diagram



### VHDL Implementation:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity func is
    Port ( x : in  STD_LOGIC;
          y : in  STD_LOGIC;
          z : in  STD_LOGIC;
          result : out
STD_LOGIC);
end func;


architecture Behavioral of func is
    component mux is
        Port ( d3 : in  STD_LOGIC;
              d2 : in  STD_LOGIC;
              d1 : in  STD_LOGIC;
              d0 : in  STD_LOGIC;
              s1 : in  STD_LOGIC;
              s0 : in  STD_LOGIC;
              output : out
STD_LOGIC);
    end component;
end architecture;
```

```
signal
xSign,ySign,zSign,rSign:std_logic;
begin

    xSign <= x;
    ySign <= y;
    zSign <= z;
    result <= rSign;
    mux1:mux port
map('0','1',zSign,'1',xSign,ySign,
rSign);

end Behavioral;
```


## RTL Schematic:



## Test Bench Input:

<pre> stim_proc: process begin     x &lt;= '0';     y &lt;= '0';     z &lt;= '0';     wait for 100 ns;     x &lt;= '0';     y &lt;= '0';     z &lt;= '1';     wait for 100 ns;     x &lt;= '0';     y &lt;= '1';     z &lt;= '0';     wait for 100 ns;     x &lt;= '0';     y &lt;= '1';     z &lt;= '1';     wait for 100 ns; </pre>	<pre>     x &lt;= '1';     y &lt;= '0';     z &lt;= '0';     wait for 100 ns;     x &lt;= '1';     y &lt;= '0';     z &lt;= '1';     wait for 100 ns;     x &lt;= '1';     y &lt;= '1';     z &lt;= '0';     wait for 100 ns;     x &lt;= '1';     y &lt;= '1';     z &lt;= '1';     wait; end process; </pre>
---	--

## Test Bench Result:



### 3) Circuit Diagram



### VHDL Implementation:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity comparator is
    Port ( a : in  STD_LOGIC_VECTOR (1
downto 0);
          b : in  STD_LOGIC_VECTOR (1
downto 0);
          g : out  STD_LOGIC;
          e : out  STD_LOGIC;
          l : out  STD_LOGIC);
end comparator;

architecture Behavioral of comparator
is
    component decodertwo is
        Port ( x : in  STD_LOGIC_VECTOR (1
downto 0);
              result : out
STD_LOGIC_VECTOR (3 downto 0));
    end component;
```

```
    signal aDec,bDec : std_logic_vector(3
downto 0);

begin

    decoder1 : decodertwo port map
(a,aDec);

    decoder2 : decodertwo port map
(b,bDec);


    g <= (aDec(3) and (bDec(0) or bDec(1)
or bDec(2))) or (aDec(2) and (bDec(0)
or bDec(1))) or (aDec(1) and bDec(0));

    e <= (aDec(0) and bDec(0)) or (aDec(1)
and bDec(1)) or (aDec(2) and bDec(2))
or (aDec(3) and bDec(3));

    l <= (aDec(0) and (bDec(1) or bDec(2)
or bDec(3))) or (aDec(1) and (bDec(2)
or bDec(3))) or (aDec(2) and bDec(3));

end Behavioral;
```

## RTL Schematic:




## Test Bench Input:


```
stim_proc: process
begin
    a <= "00";
    b <= "00";
    wait for 100 ns;
    a <= "00";
    b <= "01";
    wait for 100 ns;
    a <= "00";
    b <= "10";
    wait for 100 ns;
    a <= "00";
    b <= "11";
    wait for 100 ns;
```

```
    a <= "01";
    b <= "00";
    wait for 100 ns;
    a <= "01";
    b <= "01";
    wait for 100 ns;
    a <= "01";
    b <= "11";
    wait for 100 ns;
    a <= "11";
    b <= "11";
    wait;
end process;
```

## Test Bench Result:



#### 4) Circuit Diagram



#### VHDL Implementation – “Binary to BCD”:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity bin2bcd is
    Port ( d : in  STD_LOGIC_VECTOR (5
downto 0);
         result : out
STD_LOGIC_VECTOR (7 downto 0));
end bin2bcd;

architecture Behavioral of bin2bcd is
    component shifter is
        Port ( input : in  STD_LOGIC_VECTOR
(3 downto 0);
              output : out
STD_LOGIC_VECTOR (3 downto 0));
    end component;
    signal sgn:std_logic_vector(5 downto
0);
```

```
begin
    result(0) <= d(0);
    result(7) <= '0';

    shifter1:shifter port map(
        input(3) => sgn(3),
        input(2) => sgn(4),
        input(1) => sgn(5),
        input(0) => d(1),
        output => result(4 downto 1));


    shifter2:shifter port map(
        input(3) => sgn(0),
        input(2) => sgn(1),
        input(1) => sgn(2),
        input(0) => d(2),
        output(3) => result(5),
        output(2) => sgn(3),
        output(1) => sgn(4),
        output(0) => sgn(5));

    shifter3:shifter port map(
        input(3) => '0',
        input(2) => d(5),
        input(1) => d(4),
        input(0) => d(3),
        output(3) => result(6),
        output(2) => sgn(0),
        output(1) => sgn(1),
        output(0) => sgn(2));

end Behavioral;
```



## RTL Schematic – “Binary to BCD”:



### VHDL Implementation – “Shifter”:

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity shifter is
    Port ( input : in  STD_LOGIC_VECTOR (3
downto 0));
        output : out  STD_LOGIC_VECTOR (3
downto 0));
end shifter;

architecture Behavioral of shifter is
component fullAdder is
    Port ( in1 : in  STD_LOGIC;
          in2 : in  STD_LOGIC;
          cin : in  STD_LOGIC;
          cout : out STD_LOGIC;
          sum : out STD_LOGIC);
end component;

signal csgn:std_logic_vector(3 downto 0);
signal check:std_logic;

begin

check <= (input(3) or (input(2) and input
(0)) or (input(2) and input (1)));

```

```

fullAdder1:fullAdder port map(
    input(3),
    '0',
    csgn(2),
    csgn(3),
    output(3));


fullAdder2:fullAdder port map(
    input(2),
    '0',
    csgn(1),
    csgn(2),
    output(2));

fullAdder3:fullAdder port map(
    input(1),
    check,
    csgn(0),
    csgn(1),
    output(1));

fullAdder4:fullAdder port map(
    input(0),
    check,
    '0',
    csgn(0),
    output(0));

end Behavioral;
```

### RTL Schematic – “Shifter”:



## Test Bench Input:

```
stim_proc: process
begin
  d <= "000000";
  wait for 100 ns;
  d <= "000001";
  wait for 100 ns;
  d <= "000100";
  wait for 100 ns;
  d <= "000101";
  wait for 100 ns;
  d <= "001000";
  wait for 100 ns;
  d <= "010000";
  wait for 100 ns;
  d <= "100101";
  wait for 100 ns;
  d <= "111111";
  wait;
end process;
```

## Test Bench Result:

