
**Name:** Muhammed Baki Almacı | **ID:**21627983 | **Date:** 11/25/2019 | **#2** 



# HACETTEPE UNIVERSITY ELECTRICAL AND ELECTRONICS ENGINEERING ELE227 FUNDAMENTALS OF DIGITAL SYSTEMS LABORATORY FALL 2019

# 1) Circuit Diagram



# **Test Bench Input:**

```
begin
    in1 <= '0';
    in2 <= '0';
    wait for 100 ns;
    in1 <= '0';
    in2 <= '1';
    wait for 100 ns;
    in1 <= '1';
    in2 <= '0';
    wait for 100 ns;
    in1 <= '1';
    in2 <= '1';
    wait for 100 ns;
    in1 <= '1';
    in2 <= '1';
    wait for 100 ns;
    wait;
    end process;</pre>
```



# 2) Circuit Diagram

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity fullAdder is

   Port ( in1 : in STD_LOGIC;
        in2 : in STD_LOGIC;
        cin : in STD_LOGIC;
        sum : out STD_LOGIC;
        cout : out STD_LOGIC);

end fullAdder;


architecture Behavioral of
fullAdder is
signal
sumSign, carrySign1, carrySign2:std_1
ogic;
```

```
Component halfAdder is
   Port ( in1 : in STD_LOGIC;
        in2 : in STD_LOGIC;
        sum : out STD_LOGIC;
        carry : out
STD_LOGIC);
end component;
begin
        halfAdder1:halfAdder port
map(in1,in2,sumSign,carrySign1);
        halfAdder2:halfAdder port
map(sumSign,cin,sum,carrySign2);
        cout <= carrySign1 or
carrySign2;
end Behavioral;</pre>
```



## **Test Bench Input:**


```
stim_proc: process
                                                  in1 <= '1';
begin
                                                  in2 <= '0';
          in1 <= '0';
                                                  cin <= '0';
          in2 <= '0';
                                                wait for 100 ns;
          cin <= '0';
                                                  in1 <= '1';
   wait for 100 ns;
                                                  in2 <= '0';
          in1 <= '0';
                                                  cin <= '1';
          in2 <= '0';
                                                wait for 100 ns;
          cin <= '1';
                                                  in1 <= '1';
   wait for 100 ns;
                                                  in2 <= '1';
          in1 <= '0';
          in2 <= '1';
                                                  cin <= '0';
          cin <= '0';
                                                wait for 100 ns;
   wait for 100 ns;
                                                  in1 <= '1';
         in1 <= '0';
                                                  in2 <= '1';
         in2 <= '1';
                                                  cin <= '1';
         cin <= '1';
                                                wait for 100 ns;
   wait for 100 ns;
                                                  wait;
                                             end process;
```



## 3) Circuit Diagram


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ThreeBitAdderSubtractor is
    Port ( a : in STD_LOGIC_VECTOR (2
downto 0);
          b : in STD LOGIC VECTOR (2
downto 0);
           switch : in STD_LOGIC;
           carry : out STD LOGIC;
           result : out
STD LOGIC VECTOR (2 downto 0));
end ThreeBitAdderSubtractor;
architecture Behavioral of
ThreeBitAdderSubtractor is
aSign1,aSign2,aSign3,carrySign1,carrySi
gn2:std logic;
```

```
component fullAdder is
    Port ( in1 : in STD LOGIC;
           in2 : in STD LOGIC;
           cin : in STD_LOGIC;
           sum : out STD_LOGIC;
           cout : out STD LOGIC);
end component;
begin
      aSign1 <= a(0) xor switch;
      aSign2 <= a(1) xor switch;
      aSign3 <= a(2) xor switch;
      fullAdder1:fullAdder port
map(aSign1,b(0),switch,result(0),carry
Sign1);
      fullAdder2:fullAdder port
map(aSign2,b(1),carrySign1,result(1),c
arrySign2);
      fullAdder3:fullAdder port
map(aSign3,b(2),carrySign2,result(2),c
arry);
end Behavioral;
```



#### **Test Bench Input:**


```
stim proc: process
begin
          a <= "000";
                                                        a <= "111";
          b <= "000";
                                                        b <= "001";
          switch <= '0';
                                                        switch <= '1';
   wait for 100 ns;
                                                 wait for 100 ns;
          a <= "000";
                                                        a <= "100";
          b <= "000";
                                                        b <= "111";
          switch <= '1';
                                                        switch <= '0';
   wait for 100 ns;
                                                 wait for 100 ns;
          a <= "011";
                                                        a <= "100";
          b <= "001";
                                                        b <= "111";
          switch <= '0';</pre>
                                                        switch <= '1';
   wait for 100 ns;
                                                 wait;
          a <= "111";
                                                 end process;
          b <= "001";
          switch <= '0';</pre>
   wait for 100 ns;
```



## 4) Circuit Diagram

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity multiplier3Bit is
    Port ( a : in STD_LOGIC_VECTOR (2
           b : in STD_LOGIC_VECTOR (1
downto 0);
           result : out
STD LOGIC VECTOR (4 downto 0));
end multiplier3Bit;
architecture Behavioral of
multiplier3Bit is
signal aSign:std_logic_vector(2 downto
0);
signal bSign:std_logic_vector(2 downto
0);
signal carrySign:std_logic_vector(1
downto 0);
component fullAdder is
    Port ( in1 : in STD_LOGIC;
           in2 : in STD LOGIC;
           cin : in STD_LOGIC;
           sum : out STD LOGIC;
           cout : out STD_LOGIC);
end component;
```

```
begin
       result(0) \le a(0) and b(0);
       aSign(0) \le a(1) and b(0);
      bSign(0) \le a(0) and b(1);
       fullAdder1:fullAdder port
map(aSign(0),bSign(0),'0',result(1),ca
rrySign(0));
       aSign(1) \le a(2) and b(0);
      bSign(1) \le a(1) and b(1);
       fullAdder2:fullAdder port
map(aSign(1),bSign(1),carrySign(0),res
ult(2), carrySign(1));
       aSign(2) <= carrySign(1);
      bSign(2) \le a(2) and b(1);
       fullAdder3:fullAdder port
map(aSign(2),bSign(2),'0',result(3),re
sult(4));
end Behavioral;
```



## Test Bench Input:

```
a <= "011";
stim_proc: process
begin
                                                 b <= "01";
   a <= "000";
                                              wait for 50 ns;
          b <= "00";
                                                 a <= "011";
   wait for 50 ns;
                                                 b <= "10";
   a <= "000";
                                              wait for 50 ns;
          b <= "01";
                                                 a <= "011";
   wait for 50 ns;
                                                 b <= "11";
   a <= "000";
                                              wait for 50 ns;
          b <= "11";
                                                 a <= "111";
   wait for 50 ns;
                                                 b <= "01";
   a <= "001";
          b <= "01";
                                              wait for 50 ns;
                                                 a <= "111";
   wait for 50 ns;
   a <= "001";
                                                 b <= "10";
          b <= "10";
                                              wait for 50 ns;
   wait for 50 ns;
                                                 a <= "111";
     a <= "001";
                                                 b <= "11";
     b <= "11";
                                              wait for 50 ns;
   wait for 50 ns;
                                           end process;
```

