

# Bakshree Mishra

🏠 [bakshree.github.io](https://github.com/bakshree)

✉ [bmishra3@illinois.edu](mailto:bmishra3@illinois.edu)

in [linkedin.com/in/bakshree](https://www.linkedin.com/in/bakshree)

## RESEARCH STATEMENT

My research focuses on efficient orchestration of LLM inference across multiple heterogeneous edge and cloud devices, addressing performance, scalability, and data-movement bottlenecks at system and architectural levels.

## EDUCATION

<b>PhD in Computer Science</b> University of Illinois, Urbana-Champaign ADVISOR: Prof. Sarita Adve ( <a href="mailto:sadve@illinois.edu">sadve@illinois.edu</a> ) RESEARCH INTERESTS: Computer Architecture, Hardware-Software Codesign, Machine Learning & Systems	<b>2021-Present</b> GPA: <b>3.92/4</b>
<b>M.Tech in Computer Science</b> National Institute Of Technology, Rourkela ADVISORS: Prof. Bansidhar Majhi (NIT Rourkela), Mr. Tarjinder Singh (Intel)	<b>2015-2017</b> GPA: <b>9.69/10</b>
<b>B.Tech in Computer Science and Engineering</b> College Of Engineering and Technology, Bhubaneswar	<b>2010-2014</b> GPA: <b>8.85/10</b>

## PATENTS

- Boschi, G. and Makkadayil, S. and Manjunath, R. and **Mishra, B.** and Campinoti, A. “Register Fault Detector.” U.S. Patent US12,373,295 B2, issued 2025.
- Singh, T. and SR, S. and Sumiran, R. and **Mishra, B.** and Makkadayil, S. and Thyagarajan, V. and Baireddy, V. “Graph Reordering and Tiling Techniques.” U.S. Patent Application 17/533,976, filed 2021.
- Makkadayil, S. and Paul, S. and Saifee, S. and **Mishra, B.** and Thyagarajan, V. and Velayudha, M. and Khellah, M. and Udofia, A. “Parallel Pruning and Batch Sorting for Similarity Search Accelerators.” U.S. Patent Application 17/358,495, filed 2021.

## PUBLICATIONS

- **Mishra, B.** and Hou, E. and Pattisapu, S. and Adve, S. *Disaggregation and Migration of Language Model Inference with Edge Devices*. [In Review].
- **Mishra, B.** and Alsop, J. and Boyer, M. and Choi, J. and Adve, S. *A Stacked GPU-Memory Architecture for Flexible LLM Execution*. [In Review].
- Suresh, V. and **Mishra, B.** and Zhu, Z. and Jing, Y. and Jin, N. and Block, C. and Mantovani, P. and Giri, D. and Zuckerman, J. and Carloni, L. and Adve, S. *Mozart: Taming Taxes and Composing Accelerators with Shared-Memory*. In Proceedings of the 2024 International Conference on Parallel Architectures and Compilation Techniques (PACT '24). [Paper]
- **Mishra, B.** and Chakraborty, D. and Makkadayil, S. and Patil, S. D. and Nallani, B. *Hardware Acceleration of Computer Vision and Deep Learning Algorithms on the Edge using OpenCL*. In Proceedings of EAI Endorsed Transactions on Cloud Systems, 2019 [Paper]

## WORK EXPERIENCE

<b>Graduate Research Assistant</b>	<i>University of Illinois, Urbana-Champaign</i>	May 2022 – Present
Research on heterogeneous and disaggregated accelerator systems for efficient LLM inference; developed analytical and empirical performance, communication, and energy models.		
<b>Research Associate</b>	<i>AMD, Bellevue</i>	May 2025 – Nov 2025
<b>Graduate (PhD) Intern</b>	<i>AMD, Bellevue</i>	May 2024 – Aug 2024
Analyzed NoC and data-movement bottlenecks in 3D-stacked GPU architectures across a variety of workloads. Developed analytical models for LLM inference on these architectures under different orchestration strategies.		
<b>ML and IP Design Engineer</b>	<i>Intel Corporation, Bangalore</i>	Jun 2017 – Aug 2021
Design and FPGA validation for ML accelerators targeted for production Intel platforms. Previously: Graduate Technical Intern, Intel (May 2016 – May 2017).		

## TEACHING EXPERIENCE

<b>Graduate Teaching Assistant</b>	<i>University of Illinois, Urbana-Champaign</i>	Aug 2021 – May 2022
CS 233 (Computer Architecture) and CS 225 (Data Structures); recognized among Teachers Ranked as Excellent for CS 225 (Spring 2022).		

## EARLIER INDUSTRY EXPERIENCE

Assistant System Engineer	Tata Consultancy Services, Bhubaneswar	Jun 2014 – Jul 2015
Summer Intern	Tata Consultancy Services, Bhubaneswar	Jun 2013 – Aug 2013
Worked on development of e-governance and enterprise web applications.		

## PROJECTS

<b>Disaggregation and Migration of Language Model Inference with Edge Devices</b> (Associated manuscript under double-blind review)	2024–Present
<ul style="list-style-type: none"><li>• Developed an analytical–empirical model for predicting LLM inference latency in a multi-device edge setup.</li><li>• Analyzed inference partitioning, KV-cache reuse, and migration trade-offs in multi-device edge deployments.</li><li>• Early results published as a workshop paper; full manuscript under peer review.</li></ul>	
<b>Anticipating Bottlenecks for LLM Inference on 3D-Stacked GPU–Memory Architectures</b> (Associated manuscript under double-blind review)	2025
<ul style="list-style-type: none"><li>• Identified NoC power-density and scalability bottlenecks limiting bandwidth utilization in 3D-stacked GPU.</li><li>• Developed an analytical model capturing LLM inference latency and communication behavior under alternative interconnect organizations.</li><li>• Proposed communication algorithms inspired by spatial accelerators and performed trade-off analyses.</li></ul>	
<b>Mozart: Composable Acceleration with Disaggregated Accelerator Systems</b> (PACT 2024)	2021–2024
<ul style="list-style-type: none"><li>• Designed a lightweight accelerator synchronization interface (ASI) reducing invocation overhead in disaggregated accelerator pipelines.</li><li>• Evaluated chained and pipelined accelerator compositions across diverse workloads on FPGA.</li><li>• Demonstrated performance trade-offs with monolithic and scalability of disaggregated acceleration.</li></ul>	
<b>Selected Research Projects at Intel</b>	2016–2021
<ul style="list-style-type: none"><li>• Designed and deployed OpenCL-based FPGA accelerators for real-time computer vision workloads, achieving up to 5× throughput improvement; work was presented at IEEE WinTechCon and published in <i>EAI Endorsed Transactions on Cloud Systems</i>, 2019.</li><li>• Developed functional safety IP including RTL design, waveform analysis, and verification; resulted in filed and granted U.S. patents.</li></ul>	

## SELECT AWARDS AND HONORS

• Among Teachers Ranked as Excellent for CS225 in Spring 2022	2022
• Co-authored 3 accepted internal papers, presented a demo at Intel DTTC, Portland, OR	2019-2021
• Multiple Intel Divisional and Departmental Recognition Awards	2017-2020
• Ranked 2 <sup>nd</sup> among all Masters (~110) students in CS Department at NIT Rourkela	2017
• CET Merit Scholarship (Undergrad scholarship 2010-2014)	2010
• National Talent Search Examination Scholar and CBSE X <sup>th</sup> board rank-holder in State	2008

## TECHNICAL SKILLS

• Power profiling, DVFS analysis, and application benchmarking on heterogeneous systems
• Analytical and empirical performance modeling for ML and accelerator workloads
• RTL and SystemC-based accelerator design, waveform analysis, and FPGA deployment
• OpenCL/HLS-based prototyping and end-to-end system evaluation

## SERVICE, MENTORING, & PROFESSIONAL DEVELOPMENT

• Planning committee member of GradWCS, hosting monthly Faculty/Student luncheons	2023 - present
• Co-started and run weekly coffee meet-ups for women in comp. arch in CS and ECE	2022 - present
• Completed formal mentor training through UR2PhD (Undergraduate Research to PhD)	2025
• Co-chair of the Systems and Architecture session for the 19 <sup>th</sup> CSL Student Conference	2024
• Named one of Top 50 Volunteers in Intel India for community service initiatives	2020
• Recipient of Intel Seed Grant for renovation of nurses' dining hall at Karunashraya Hospice	2019