

# Bakshree Mishra

🏠 [bakshree.cs.illinois.edu](mailto:bakshree.cs.illinois.edu)

✉ [bmishra3@illinois.edu](mailto:bmishra3@illinois.edu)

in [linkedin.com/in/bakshree](https://www.linkedin.com/in/bakshree)

## EDUCATION

<b>PhD in Computer Science</b> University of Illinois, Urbana-Champaign ADVISOR: Prof. Sarita Adve AREA OF INTEREST: Computer Architecture, Hardware-Software Codesign, MLSys	<b>2021-Present</b> GPA: 3.9/4
<b>M.Tech in Computer Science</b> National Institute Of Technology, Rourkela ADVISORS: Prof. Bansidhar Majhi (NIT Rourkela), Mr. Tarjinder Singh (Intel)	<b>2015-2017</b> GPA: 9.69/10
<b>B.Tech in Computer Science and Engineering</b> College Of Engineering and Technology, Bhubaneswar	<b>2010-2014</b> GPA: 8.85/10

## PUBLICATIONS

(Under Review:) Suresh, V. and Mishra, B. and Zhu, Z. and Jing, Y. and Jin, N. and Block, C. and Mantovani, P. and Giri, D. and Zuckerman, J. and Carloni, L. and Adve, S. *Taming the Acceleration Tax: Enabling New Opportunities for Accelerator-Level Parallelism*

Mishra, B. and Chakraborty, D. and Makkadayil, S. and Patil, S. D. and Nallani, B. *Hardware Acceleration of Computer Vision and Deep Learning Algorithms on the Edge using OpenCL*, appeared in the Proceedings of EAI Endorsed Transactions on Cloud Systems, 2019 [\[Paper\]](#)

## PROJECTS

### With Prof. Sarita Adve (2021 - Present)

**Hardware acceleration with heterogeneous disaggregate accelerator systems** June 2022 – Present

- Designed and implemented light-weight accelerator synchronization interface (ASI) in System-C, compatible with the accelerator suite from Columbia's heterogeneous SoC **ESP framework**, synthesizable to FPGA bitfile
- Created a synthetic accelerator benchmark suite to evaluate tradeoffs of monolithic and disaggregate accelerator systems for workloads with different compute patterns and intensities
- Analyzed impact of ASI and disaggregate accelerator systems in accelerating complex workloads such as spatial audio, Mini-ERA and FCNNs
- All the evaluations are conducted on linux booted over a heterogeneous SoC instantiated on FPGA

**Evaluation of Spandex Coherence Protocol** August 2021 – June 2022

- Converted the collaborative autonomous vehicle workload, Mini-ERA, to baremetal for evaluation on FPGA
- Benchmarked the impact of data movement and coherence on accelerating baremetal Mini-ERA on a heterogeneous SoC (instantiated on FPGA using ESP framework)
- Simulated on-vehicle sensor behavior using CPU tiles from ESP, to evaluate data movement overheads for the end-to-end workload
- Evaluated the overheads for different coherence protocols including MESI, Coherent DMA and Spandex-FCS on FPGA, and characterized their behavior using simulation waveforms.

### Select Projects at Intel India (2016 - 2021)

#### Real-Time Barcode Localization and Detection on Edge Devices

- Created custom accelerator for the algorithm bottleneck, Barcode localization, using OpenCL HLS
- Highly pipelined architecture leveraging data redundancy in algorithm
- Improved performance from **19 FPS** to **104 FPS** on 2MP video to satisfy industrial constraints
- **Paper** accepted at Intel Design and Test Technology Conference (DTTC), 2019

#### Real-Time Optical Character Recognition on Edge Devices

- Created OpenCL based FPGA accelerator having parallel convolution engines and buffered partial results
- Accelerator improved performance from detected 250 characters at **10 FPS** to **50 FPS** from 2MP video
- Presented **live demo** at Intel DTTC, Portland, OR, 2019
- **Paper** presented at IEEE WinTechCon, Bangalore, India, 2019

## Hardware Design for Functional Safety IP

- Went through High Level as well as Micro Architecture Specifications for designing hardware for Fault Detector module for Functional Safety (FuSa). The IP achieved ISO26262 certification for Functional Safety
- Paper on our work was accepted at Intel DTTC 2019, **patent app filed**.

## Real-Time Pedestrian Detection System Using OpenCL-Based FPGA Acceleration

- Created a custom architecture for computer vision based Pedestrian Detection system for Master's research
- Deep-dived into FPGA OpenCL compiler optimization issues and reported to the compiler team
- Independently improved initial design to give 3x performance while reducing area by 10x

## SELECT AWARDS AND HONORS

• Among <b>Teachers Ranked as Excellent</b> for <b>CS225</b> in Spring 2022	2022
• Best Paper in Track Award, Intel HSPE TechCon 2021	2021
• Two Departmental Recognition Awards for customer and leadership demos	2020
• Co-authored 2 papers and presented a demo at Intel DTTC Conference, Portland, OR	2019
• Two Intel Division Recognition Awards for critical contributions	2019
• Intel Division Recognition Award for Masters' Project	2017
• 2 <sup>nd</sup> Runners' Up in Intel India WIN Hackathon	2017
• Ranked 2 <sup>nd</sup> among all Masters (~110) students in CS Department at NIT Rourkela	2017
• CET Merit Scholarship (Undergrad scholarship 2010-2014)	2010
• Won the prestigious National Talent Search Examination Scholarship	2008
• Rajiv Gandhi Chhatra Pratiba Award for ranking 8 <sup>th</sup> in Odisha State, in the X <sup>th</sup> Grade National Boards	2008

## WORK EXPERIENCE

<b>Graduate Research Assistant</b> Heterogeneous disaggregate accelerator systems	May 2022 – Present <i>University of Illinois, Urbana Champaign</i>
<b>Graduate Teaching Assistant</b> CS 233 Computer Architecture, CS 225 Data Structures	August 2021 – May 2022 <i>University of Illinois, Urbana Champaign</i>
<b>ML and IP Design Engineer</b> Analysis and acceleration of Machine Learning Algorithms	June 2017 – August 2021 <i>Intel Corporation, Bangalore</i>
<b>Graduate Technical Intern</b> Acceleration of Pedestrian Detection and other ADAS Algorithms	May 2016 – May 2017 <i>Intel Corporation, Bangalore</i>
<b>Assistant System Engineer</b> Development of E-Municipality portal	June 2014 – July 2015 <i>Tata Consultancy Services, Bhubaneswar</i>
<b>Summer Intern</b> Prototype modules for E-Municipality portal	June 2013 – August 2013 <i>Tata Consultancy Services, Bhubaneswar</i>

## TECHNICAL SKILLS

• <b>Languages</b>	C/C++, Python, MATLAB, OpenCL, System-C, System Verilog
• <b>Tools</b>	Quartus, Design Compiler, Vivado, Stratus, V-Tune, NSight

## VOLUNTEERING AND SERVICE

• Co-chair of the Systems and Architecture session for the 19 <sup>th</sup> CSL Student Conference	2024
• Co-started and run weekly coffee meet-ups for women in comp. arch in CS and ECE	2022 - present
• Named one of Top 50 Volunteers in Intel India, for service at Cancer Hospice Karunashraya	2020
• Won an Intel Seed Grant and oversaw renovation of <b>nurses' dining hall</b> at Karunashraya	2019
• During undergrad, co-founded the student e-zine <b>CET Rising</b> , and served as <b>Chief Editor</b>	2013 - 2014