Table 1: Power Amplifier Performance Summary Table

	Design Metric	Performance	Specification
Output P1dB	$f_0 = 1.9 \text{ GHz}$	10.66dBm	≥ 10 dBm
	$f_0 = 2.0 \text{ GHz}$	10.69dBm	≥ 10 dBm
	$f_0 = 2.1 \mathrm{GHz}$	10.57dBm	≥ 10 dBm
AM-PM	$f_{O} = 1.9 \text{ GHz}$	0.81 deg	≤ 5 degrees
deviation at P1dB	fo = 2.0 GHz	0.6 deg	≤ 5 degrees
	fo = 2.1 GHz	0.3 deg	≤ 5 degrees
Voltage-gain	fo = 1.9 GHz	18.81	≥ 2
from gate to drain	$f_0 = 2.0 \text{ GHz}$	18.805	≥ 2
	fo = 2.1 GHz	18.71	≥ 2
Power	PA average power consumption [Excluding Bias]	27.84mW	-
	Bias circuit power consumption	1.2mW	Minimize
Other	Sum of all capacitances [Including AC coupling]	2uF	-
	Inductance used	5.2nH	-
	Simulator Used	Eldo	-

Power Amplifier Project

Roll No. : EE18B155

Name : Balasubramaniam M ${\bf C}$

May 16th 2021

Introduction

This project deals with making a power amplifier of given specs with no input or output match.

CIRCUIT SCHEMATIC:




Figure 1: Circuit schematic for the Power amplifier including DC bias points.

PA Performance:

Output P1dB:

We first start from designing for the output power, from which usually, voltage gain and AM-PM deviation are also satisfied. A cascoded structure is used for better stability and easier calculation of parasitics at the drain of cascode. Design for output power using the triode limit and cutoff limit could be used. A stronger limit is the cutoff limit determining maximum signal current, while the VDSat limit isn't very exact. So, based on this a minimum bias current of 20mA needed was calculated. However, we need a very high width which is why we use 2800u. Bias voltage of M1 turned out to be 0.52V to give 20mA for a 2800u width. A ballpark value of 2500u width was chosen initially and then tuned instead of directly calculating because we don't exactly know the electron mobility or Cox at those widths. The drain of M1 is set to be biased at edge of triode (around 100mV - from VGS-VT) initially to increase swing. It was later increased to set M1 and M2's gm to be the same and to slightly move M1 out of triode during the swing. This was done by increasing gate bias voltage of M2 to 0.67V. Finally, the current bias has increased to 23mA increasing output saturation power as well. The challenge with using the VDSAT limit or equating it to the cutoff limit would be that there's significant Channel length Modulation. Hence, we can't exactly say the output power swing. Even the VDSAT measured and VGS-VT's applied were different due to this. So, we made sure the VDSAT measured was low enough anyway for high swing and use the cutoff limit mainly to control the current. We don't increase it too much above 20mA to minimize power. Finally, the output fundamental power plots are shown in figs. 2,3 and 4. We see that at all these frequencies we satisfy the power requirement.

P1dB @ 1.9GHz: 10.66dBm P1dB @ 2GHz: 10.69dBm P1dB @ 2.1GHz: 10.57dBm

Voltage gain:

Designing for voltage gain is easy now because we have achieved a high enough power using high MOSFET widths. This should give us a very high gm for M1,M2 (around 460-480mS). As shown in the hand calculations the gain measured and calculated is around 18.7. Fig. 5 shows voltage gain at 1.9, 2 and 2.1 GHz and the maximum voltage gain as well.




Figure 2: Plot of output power fundamental (1.9GHz) vs input power and 1dB point.

Gain in ratio form:

Voltage gain @ 1.9GHz: 18.81 Voltage gain @ 2GHz: 18.805 Voltage gain @ 2.1GHz: 18.71

The voltage gain is well above the specification over all specified frequencies 1.9GHz to 2.1GHz. As shown in the hand calculations, using the parasitic capacitance at M2 drain, the inductor value is calculated and we can also see the center frequency is also close to 2GHz. Parasitics may be varying with drain voltage and hence the frequency offset. This is fine since theres no gain flatness specification.

AM-PM deviation:

As for AM-PM deviation, the slightly increased current helps, but it's already met the specification with deviation less than 5 degrees at the specific




Figure 3: Plot of output power fundamental (2GHz) vs input power and 1dB point.

measured (via eldo commands) input P1dB power. Figs. 6,7 and 8 show the deviation at different operating frequencies.

Deviation @ f0 = 1.9 GHz: 0.81 deg. Deviation @ f0 = 2 GHz: 0.6 deg. Deviation @ f0 = 2.1 GHz: 0.3 deg.

Power Consumption and current mirror bias:

As we have already discussed, the current bias is maintained close to 20mA to have low power. As for the current mirror bias, we use only 1mA to bias M3 and as shown in the hand calculations the width of M3 turns out to be 77.5um.

The total power consumption: 29.04mW Power consumption without bias: 27.84mW

Power consumption by bias: 1.2mW




Figure 4: Plot of output power fundamental ($2.1\mathrm{GHz})$ vs input power and 1dB point.

The proof of power consumption is as shown in fig. 9. The hand calculations verify what's measured for current mirror bias and the rest of the power amplifier circuit.




Figure 5: Plot of Voltage gain (in dB) from gate to drain at three frequencies including the maximum voltage gain.




Figure 6: Plot of phase of output voltage vs input power at f0 = 1.9 GHz. Power input 1dB = 31.75dBm




Figure 7: Plot of phase of output voltage vs input power at f0 = 2 GHz. Power input 1dB = 32.25dBm




Figure 8: Plot of phase of output voltage vs input power at f0 = 2.1 GHz. Power input 1dB = 32.5dBm




Figure 9: Total power consumed from VDD, power from current source and MOSFET M3 in current mirror.

Mandialalations - Power Amplifior -> DC points, PidB: (182)

M2 vpp


Power by All (Vo). assuming Din is nuch smaller

Man swing at (Vo). assuming Din is nuch smaller than 20, Pasat 1,2. is. (VDD - 2VDsot)2 - Because: Assume Miss biased in edge of triode for man swip. - VX > Vasadi. - Good design implies vosset, = Vesset 2. - VB2 181 - high enough for cutoff cond in: - : Volle > 2 Voskat) 1,2 (neglecting small vx So Vo swing = (Vpp-2Vpseat)

non

(1) Ly From triode limit (12) (M1, M2) (VDD - 2 VDI sat) > Pout min = 10mW RL=502. Vpsret1,2 < 100mV) (id This fout (in) (id RL) = 10mm.

(id This) for whole word M1, 2



So, now we have required biasing to get good power, Pout = (\$\frac{1}{2}\text{PL}) max or (\$\frac{1}{2}\text{PD} - 2 \text{PD} add)^2, (\$\frac{1}{2}\text{PSat} 1 + \text{PSat} 2) \\
= 13.46 mW = 10.92 mW So by triods (10-92 mW = Pout max) Pout = 10.38dBm

(man

(linear) from hand cale and simulated is, 210.6dBm = PIJB Ventied Voltage gain: = (gmi) (Rind || RL) Inductor calculations: (m, R) = (8mi) (980211502) (L CIBM2) W=1 = (462ms) x (\frac{1}{980} + \frac{1}{50}) (211x 2x139) x Lx1.2PF = 1 = 21.98 = 26.8418 (measured)
The frequency (anter)
is also around a gulhand cale) 25.498 Verified 1.961/2-1261/2 Measured: gain graphs Current bias cale. & Total power: M3: 8m3=18.778ms VT2=421mV In saturation (gm3) x (0.5) (Vos3-V72) = ID3 For a width 74.5um L= Lmin = 0.12mm

+ VT3 = 0.528V V63 = F03 Fm30-5) ·Verified close to 0.52 V @ Voi (Ibias × VDD) + (VDD) × (IMA) (current numm) = 29.04 mW Total power: Measured total = 29.04 mW = 0-680mW Mossured II, M3

Current

Mirm + 0.520 nW = 1.20mWv = VDDX IMA Mence, verified

GEORGE JA (SPECE)

L. CHAD J.