# Manikandan V

✉ manikandanv@myyahoo.com   ☎ +91 8754194799   ◉ Madiwala, Bangalore

in manikandan|linkedin   ◉ manikandan|GitHub Profile

## Portfolio

**Explore my Work at [Portfolio]** 🔗

## Profile

Seeking a challenging position as a programmer where I can apply my technical knowledge and problem-solving skills. I am motivated to make a significant impact by enabling data-driven decision making and fostering a culture of continuous improvement.

## Educational Credentials

**BE Electronics and Communication Engineering**

Adhiyamaan College of Engineering

2024 | Hosur

**HSC**

Krishnasamy Memorial Matric Hr Sec School

2020 | Cuddalore

**SSLC**

Krishnasamy Matric Hr Sec School of Excellence

2018 | Cuddalore

## Skills

**Java**

**SpringBoot**

**SQL**

**HTML**

**CSS**

**Javascript**

**Git**

**AWS Cloud Fundamentals**

## Certificates

- Scalar certified java programmer 🔗
- AWS cloud fundamentals certified in linkedin 🔗

## Project

**Relevant Project**

JOB PORTAL WEB APPLICATION

> **Description**: Developed a comprehensive job portal web application using Spring Boot 3, Spring MVC, Thymeleaf, Hibernate/JPA, and MySQL. Implemented features such as user registration, login/logout, job postings, and application management.

> **Technologies Used**: Spring Boot 3, Spring MVC, Thymeleaf, Hibernate/JPA, MySQL, Spring Security, Maven, Eclipse IDE.

> **Key Responsibilities**:

- Designed and implemented the application architecture.
- Set up and managed database tables.
- Developed RESTful APIs for job postings and user management.
- Implemented security features for user authentication and authorization.
- Ensured responsive design and user-friendly interface.

**Academic Project**

VERIFICATION OF RAM 32*8 USING VERILOG

> **Description** : Self-checking verification test bench for the design 32*8 RAM, Five different test cases were created to test the RAM. Creating the environment, interface and design were created and verified all the possible operations.

> **Tools**: Synopsys - VCS, EDA, i-verilog

> **Roles and Responsibilities**:

- Packet with constraints and randomization is created and transfer from generator to all through monitor and scoreboard Connecting all the blocks based on the clocking interface.
- Synchronization of all the clocks in each block based on the delays.

## Languages

- Tamil
- English