Multi-cycle Processor Modification

Introduction

Modification of the multi-cycle processor deals with changing the datapath and control. In this design, the datapath is implemented in 'multicycle.v' (Verilog implementation), and in 'multicycle.bdf' (schematic implementation), and the control is implemented in 'FSM.v'. When implementing the design, modifying the control first is suggested.

Review of Verilog

Verilog code consists of three major parts: the header, the module declaration, and the body. Module declaration consists of the keyword 'module' and its module name, and all inputs and outputs appear in brackets. See Figure 1.1.




Figure 1.1 – module declaration with the module name and its inputs and outputs

To add an input or output in Verilog code, simply add the name inside the brackets of the module declaration. Then, add a line indicating whether it is an input or output, together with its size (if the signal is more than one bit in size).

```
input/output declaration
                              [3:0] instr;
          29
                     input
          30
                     input
                             N, Z;
          31
                     input
                             reset, clock;
₽ì
          32
                             PCwrite, AddrSel, MemRead, MemWrite, IRload, R1Sel, MDRload;
                     output
                             R1R2Load, ALU1, ALUOutWrite, RFWrite, RegIn, FlagWrite;
          33
                     output
267 ab/
          34
                     output
                             [2:0] ALU2, ALUop;
                     output [3:0] state;
```

Figure 1.2 – declaration of inputs and outputs

If any output requires its value to be stored, or requires to be used in an *always* block, then a 'reg' declaration is required. See Figure 1.3 and 1.4.

```
₽.
          32
                    output
                            PCwrite, AddrSel, MemRead, MemWrite, IRload, R1Sel, MDRload;
          33
                    output R1R2Load, ALU1, ALUOutWrite, RFWrite, RegIn, FlagWrite;
267 ab/
          34
                    output [2:0] ALU2, ALUop;
          35
                    output [3:0] state;
          36
'≣ '2
          37
                    reg [3:0]
                                state;
                    reg PCwrite, AddrSel, MemRead, MemWrite, IRload, R1Sel, MDRload;
          38
          39
                    reg R1R2Load, ALU1, ALUOutWrite, RFWrite, RegIn, FlagWrite;
                    reg [2:0] ALU2, ALUop;
```

Figure 1.3 – outputs and registers declarations




Figure 1.4 – outputs which require their values to be stored

Modifying the Control

The Verilog implementation of the control is called 'FSM.v'. If new signals are to be introduced, refer to "Review of Verilog". If new states are required, add the new states to the parameter declarations. Each state parameter contains the state name and a numerical value. Any numerical value can be assigned to a state, as long as it is unique. The width of the parameter values may have to be increased from the default size of 4 bits.




Figure 2.1 – declaration of new load state

Once a new state has been declared, the state transition *case* block must be modified. The name of each new state needs to be included as a new case of the state transition *case* block. See Figure 2.2.

```
always @(posedge clock or posedge reset)
54
    55
              if (reset) state = reset s;
56
              else
57
                  case(state)
58
    59
                      reset_s:
                                   state = c1:
                                                       // reset state
                                   state = c2:
60
                      c1:
                                                       // cvcle 1
    // cycle 2
61
                      c2:
                                  begin
62
                                      if(instr == 4'b0100 | instr == 4'b0110 | instr == 4'b1000) state = c3_asn;
63
                                       else if( instr[2:0] == 3'b011 ) state = c3_shift;
                                       else if( instr[2:0] == 3'b111 ) state = c3 ori;
64
                                       else if ( instr == 4'b0000 ) state = c3 load;
65
                                       else if( instr == 4'b0010 ) state = c3_store;
66
67
                                       else if( instr == 4'b1101 ) state = c3_bpz;
                                       else if( instr == 4'b0101 ) state = c3 bz;
68
                                       else if( instr == 4'b1001 ) state = c3_bnz;
69
70
                                       else state = 0;
                                                                                                                          state transition
71
72
                      c3_asn:
                                   state = c4_asnsh;
                                                       // cycle 3: ADD SUB NAND
                                                                                                                             case block
                                  state = c1;
73
                                                       // cycle 4: ADD SUB NAND/SHIFT
                      c4_asnsh:
74
                                  state = c4 asnsh;
                                                       // cycle 3: SHIFT
                      c3 shift:
75
                      c3_ori:
                                   state = c4_ori;
                                                       // cycle 3: ORI
76
                      c4_ori:
                                   state = c5_ori;
                                                       // cycle 4: ORI
77
78
                                   state = c1;
                      c5_ori:
                                                       // cycle 5: ORI
                                                                                         modified state transition
                                  c3_load:
                                                       .. Cycle 4: LOAD (modified) | // cycle 5: LOAD (modified) | // cycle 3: STOPF
79
                      c4 load:
80
                      c5 load:
                                  state = c1;
state = c1;
                                                          cycle 3: STORE
81
                      c3_store:
                                   state = c1;
82
                      c3_bpz:
                                                       // cycle 3: BPZ
                                   state = c1;
83
                      c3 bz:
                                                       // cycle 3: BZ
84
                                  state = c1;
                                                       // cycle 3: BNZ
                      c3 bnz:
85
                  endcase
86
```

Figure 2.2 – modified state transition case block with new load state introduced

After the new state has been added and the state transition case block has been modified, the control signals *case* block (in the level-sensitive *always* block) can now be modified. See Figure 2.3.

```
case (state)
 93
                   94
 95
                            PCwrite = 0;
                            AddrSel = 0:
 96
 97
                            MemRead = 0;
                            MemWrite = 0;
 98
 99
                            IRload = 0;
                            R1Sel = 0;
                            MDRload = 0;
101
                            R1R2Load = 0;
102
                            ALU1 = 0;
ALU2 = 3'b000;
ALU0p = 3'b000;
103
104
105
                            ALUOutWrite = 0;
106
                            RFWrite = 0;
107
108
                            RegIn = 0;
109
                            FlagWrite = 0;
110
                                                                                                                           control signals
                                                                                                                             case block
                   default:
404
                                //control = 19'b000000000000000000;
405
406
                            PCwrite = 0;
                            AddrSel = 0;
407
                            MemRead = 0;
408
409
                            MemWrite = 0;
410
                            IRload = 0;
411
                            R1Se1 = 0:
                            MDRload = 0;
412
413
                            R1R2Load = 0;
                            ALU1 = 0;
ALU2 = 3'b000;
414
415
                            ALUop = 3'b000;
416
417
                            ALUOutWrite = 0;
418
                            RFWrite = 0;
419
                            RegIn = 0;
                            FlagWrite = 0;
420
                       end
421
               endcase
```

Figure 2.3 – control signals case block with output control signals

When a new state is added, the control signals for that state need to be added in the control signals case block. When making modifications to existing states, changes can be made directly to each control signal. See Figure 2.4.

```
316
                                  PCwrite = 0;
AddrSel = 0;
317
318
319
                                   MemRead = 0;
320
                                   MemWrite = 0;
321
                                  IRload = 0;
R1Sel = 0;
322
                                  MDRload = 0;
323
                                   R1R2Load = 0;
                                                                                               modified control signals
                                  ALU1 = 2'b00;
ALU2 = 3'b000;
ALU0p = 3'b000;
325
326
327
328
                                   ALUOutWrite = 0;
                                  RFWrite = 1;
RegIn = 1;
329
330
331
                                   FlagWrite = 0;
                             ____RwSel = 0;
____end
332
333
                       C5_load:
334
335
                             begin
336
                                  PCwrite = 0;
337
                                   AddrSel = 0;
                                  MemRead = 0;
338
339
                                  MemWrite = 0;
                                  IRload = 0;
R1Sel = 0;
340
341
                                  MDRload = 0;
R1R2Load = 0;
ALU1 = 2'b00;
ALU2 = 3'b000;
                                                                                               new control signals
342
343
                                                                                                    case block
344
345
                                   ALUop = 3'b000;
346
347
                                   ALUOutWrite = 0;
                                  RFWrite = 1;
RegIn = 0;
348
349
                                   FlagWrite = 0;
                                  RwSel = 1;
351
```

Figure 2.4 – modification of control signals