**RESUME**

Talasila Balaji Sai

D.No : 9-43,9th ward

Deenadayal Hospital Road

Nagayalanka Mandal Email : talasila.balajisai[@gmail.com](mailto:bhavanigoundla7@gmail.com)

Krishna District,AP Mobile : 9491142175

|  |
| --- |
| **CAREER OBJECTIVE** |

To work in a congenial and challenging environment where I can utilize my skills and knowledge to the best of my abilities in order to contribute to the growth of organisation as well as my career growth

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **EDUCATION** | | | | |
| **Qualification** | **College/Institute** | **Board/University** | **Year** | **Percentage** |
| B.Tech (EEE) | DVR & Dr. HS MIC College of Technology | JNTUK | 2016-2019 | 74.1 |
| Diploma(EEE) | Diviseema Polytechnic College | State Board of Technical Education | 2013-2016 | 89.6 |
| S.S.C | NRI' S Indian Springs School | Board of Secondary Education | 2013 | 9.0  (G.P.A) |

|  |
| --- |
| **SKILLS** |

**Technical :**

* **Languages :** Core Java
* **Web Technologies :** HTML , CSS
* **Database :** MySQL

**Others :**

* Did certification program titled ‘Enhancing Employability Skills’ conducted by BRITISH COUNCIL in partnership with APSCHE, Government of Andhra Pradesh.

|  |
| --- |
| **ACHIEVEMENTS** |

**Technical :**

* Secured 2nd Place in Technical Quiz competition organized by department of EEE as part of Engineering’s Day celebration on 15th Sep 2017 in MIC College of Technology
* Received Best Merit Award for getting 89% in diploma course in 2016 in Diviseema Polytechnic College, Avanigadda

**Position of Responsibility :**

Served as Class Leader at school level for 1 year leading about 100 students and took responsibility for organizing every event in X Standard

|  |
| --- |
| **PROJECT** |

**B.Tech Final Year Project :**

**Project Description :**

Project tittle is “ A Cascaded Modular Multilevel Inverter Topology Using Novel Series Basic Units with a Reduced Number of Power Electronic Elements(Switches).”

In this study, a new type of cascaded modular multilevel inverters (CMMLIs) is presented which is able to produce a considerable number of output voltage levels with a reasonable number of components. Accordingly, each series stage of the proposed CMMLI is comprised of two same basic units that are connected with each other through two unidirectional power switches without aiming any of the full H-bridge cells. In addition, since the potentiality for generating a higher number of output voltage levels in CMMLIs hinges on the magnitude of the dc voltage sources used in each series unit, in the rest of this paper, four different algorithms for determining an appropriate value for the dc sources’ magnitude are also presented.

|  |
| --- |
| **WORKSHOPS & SEMINARS** |

* Attended three-day workshop on PLC Fundamentals conducted by APSSDC On 1st,2nd and 3rd February 2018 at MIC College of Technology
* Participated in AICTE-sponsored two-day National Seminar on ‘Role of Smart Grids in Smart Cities: Challenges & Solutions’ organized by dept. of EEE on 15th and 16th September 2017 at MIC College of Technology

|  |
| --- |
| **STRENGTHS** |

* Hardworking and practical

●. Self motivated and goal-oriented

* Able to manage time and people

|  |
| --- |
| **DECLARATION** |

I hereby declare that the details furnished above are true to the best of my knowledge and belie