


## Schematic: RT-M7












| SHEET | SHEET NAME                 |
|-------|----------------------------|
| 01    | Title / Revision History   |
| 02    | Block Diagram              |
| 03    | Main Power                 |
| 04    | MCU Power                  |
| 05    | MCU PinOut                 |
| 06    | SDRAM / Flash / SD Card    |
| 07    | Boot CFG / LCD / LED / BUT |
| 08    | USB / EXP Headers          |
|       |                            |
|       |                            |
|       |                            |


## Revision History




| DATE       | REVISION              | DESCRIPTION     |
|------------|-----------------------|-----------------|
| 2018/04/19 | RT-M7 SCH v1.0 180419 | Initial Release |
|            |                       |                 |
|            |                       |                 |

# ##### RT-M7 Blcok Diagram #####











## MCU PINOUT





## SDRAM



### Layout Note:

The SDRAM interface (running at up to 166 MHz):

1. The SDRAM routing must be separated into three groups: data, address, and control.
2. Route all signals at the same length within 100 Mils.
3. The controlled impedance for the single-ended traces must be 50  $\Omega$ .

The FlexSPI interface (HyperFlash, QSPI Flash, running at up to 166 MHz):  
The SD module interfaces (running at up to 50 MHz):

1. Follow similar SDRAM rules for data, address, and control as for the FlexSPI and SD interfaces.




### Layout Note:


Place RC R53 C43 Close To MCU.

OPTION1: USE Hyperflash(DNP U33)  
OPTION2: USE QSPI FLASH(DNP U19)

## 1V8 HyperFlash



## 1V8 QSPI Flash



### Layout Note:


Close to Hyperflash pins

### Layout Note:

Close to Hyperflash pins

# FUSE MAP

| TYPE                         | BOOT_CFG[11]   | BOOT_CFG[10]   | BOOT_CFG[9]                          | BOOT_CFG[8]                                       | BOOT_CFG[7] | BOOT_CFG[6] | BOOT_CFG[5]   | BOOT_CFG[4] | BOOT_CFG[3]  | BOOT_CFG[2]  | BOOT_CFG[1]                                 | BOOT_CFG[0]                                |
|------------------------------|--|--|--------------------------------------|---|-------------|-------------|---|-------------|--|--|---|--|
| <b>FlexSPI1 (Serial NOR)</b> | Infinit-Loop:<br>(Debug USE only)<br>0 - Disable<br>1 - Enable | FLASH_TYPE<br>000-Device supports 3B read by default<br>001-Device supports 4B read by default<br>010-HyperFlash 1V8<br>011-HyperFlash 3V3<br>100-MXIC Octal DDR |                                      |   | 0           | 0           | 0   | 0           | HOLD TIME:<br>00 - 500us<br>01 - 1ms<br>10 - 3ms<br>11 - 10ms                              |  | EncryptedXIP<br>0 - Disabled<br>1 - Enabled | Reserved                                   |
| <b>SD</b>                    | Infinit-Loop:<br>(Debug USE only)<br>0 - Disable<br>1 - Enable | Reserved   | Bus Width:<br>0 - 1-bit<br>1 - 4-bit | SD1 VOLTAGE<br>SELECTION:<br>0 - 3.3V<br>1 - 1.8V | 0           | 1           | SD/SDXC Speed:<br>00 - Normal/SDR12<br>01 - High/SDR25<br>10 - SDR50<br>11 - SDR104 |             | SD Power<br>Cycle Enable:<br>'0' - No power<br>cycle<br>'1' - Enabled via<br>USDHC_RST pad | SD Loopback<br>Clock Source Sel:<br>(for SDR50 and<br>SDR104 only)<br>'0' - through SD<br>'1' - direct | Port Select:<br>0 - eSDHC1<br>1 - eSDHC2    | Fast Boot:<br>0 - Regular<br>1 - Fast Boot |





## Need Buffer ?



1. Route the high-speed clocks and the DP and DM differential pair firstly.
2. Route the DP and DM signals on the top (or bottom) layer of the board.
3. The trace width and spacing of the DP and DM signals must meet the differential impedance requirement of 90  $\Omega$ .
4. Match the overall differential length difference to less than 5 mils.
5. Keep the DP and DM traces as short as possible.



That is, the TX group should be matched within 300 Mil (7.62 mm), and the RX group should be matched within 300 Mil (7.62 mm). Total length should not exceed 1750 Mil (44.5 mm).

Layout Note:

1. Route all signals at the same length within 100 Mils.
2. The controlled impedance for the single-ended traces must be 50  $\Omega$ .