EE5811 - FPGA Lab Assignment 1

EE19MTECH11032 - Bala Priya C

Download the LaTex code from:

https://github.com/balapriyac/EE5811-FPGA-lab/tree/main/Assignment-1

1 Question

[CBSE 2013 Q6 (b)] Obtain the Boolean expression for the logic circuit shown below:




Fig. 1: Logic circuit

2 Solution

The algebraically simplified Boolean expression for F is shown below.

$$F = (X' + Y) + YZ'$$
 (2.1)
= X' + (Y + YZ') (2.2)
= X' + Y(1 + Z') (2.3)

$$= X' + Y(1 + Z') \tag{2.4}$$

$$= X' + Y \quad since \ 1 + Z' = 1$$

$$\implies F = X' + Y$$
(2.5)
$$\implies (2.6)$$

3 Truth Table

The truth table corresponding to F for various choices of input X, Y, Z is shown below:

X	Y	Z	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

4 SIMPLIFICATION USING KARNAUGH MAP




Fig. 2: K-Map for F = X' + Y

5 IMPLEMENTATION USING NAND LOGIC

$$F = X' + Y \quad (5.1)$$

$$=(X.Y')'$$
 (5.2)

since
$$(A.B)' = A' + B'$$
) (5.3)

$$\implies F = (X.Y')' (using NAND logic)$$
 (5.4)




Fig. 3: Logic circuit using NAND logic