

Implementation of 2-Bit Magnitude Comparator Circuit in FPGA

EE19MTECH11032 - Bala Priya C

Download the LaTeX source code from:

https://github.com/balapriyac/EE5811-FPGA-lab/Project/latex_code

Download the Verilog code and configuration files from:

<https://github.com/balapriyac/EE5811-FPGA-lab/Project/code>

1 INTRODUCTION

This report goes over the implementation details of the 2-bit magnitude comparator.

- Hardware Used: Vaman LC
- Programming Language: Verilog

2 WHAT IS A MAGNITUDE COMPARATOR?

An N-bit magnitude comparator is a logical circuit that takes in two N-bit binary inputs A and B , and outputs one of the following three: $A > B$, $A < B$, or $A = B$.

In this report, let's go over the implementation of a 2-bit magnitude comparator that takes 2-bit inputs A and B , and outputs the result depending on whether or not the magnitude of A is greater than, less than, or equal to the magnitude of B .

3 APPLICATIONS OF MAGNITUDE COMPARATORS

The following are some applications of magnitude comparators:

- Magnitude comparators are widely used in circuits in control applications.
- In control circuits, inputs can be binary equivalent of the values of physical quantities or variables of interest temperature, humidity, pressure, and so on.
- In such control applications, the output of the comparator often triggers a specific sequence of actions.

4 TRUTH TABLE OF 2-BIT MAGNITUDE COMPARATOR

The truth table for the 2-bit magnitude comparator is shown in the table below:

| A_1 | A_0 | B_1 | B_0 | $A > B$ | $A < B$ | $A = B$ |
|-------|-------|-------|-------|---------|---------|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 |

5 SIMPLIFICATION USING KARNAUGH MAP

This section will go over the simplification of the expressions for the output of the magnitude comparator using Karnaugh map.

5.1 Boolean Expression for $A > B$

| | | B_1B_0 | | | |
|----------|----|----------|----|----|----|
| | | 00 | 01 | 11 | 10 |
| A_1A_0 | 00 | 0 | 0 | 0 | 0 |
| | 01 | 1 | 0 | 0 | 0 |
| | 11 | 1 | 1 | 0 | 1 |
| | 10 | 1 | 1 | 0 | 0 |

Fig. 1: K-Map for $A > B$

Upon simplification using the K-map, the Boolean expression for $A > B$ is as follows:

$$(A > B) = A_1 B'_1 + A_0 B'_1 B'_0 + A_1 A_0 B'_0$$

5.2 Boolean Expression for $A < B$

| $A_1 A_0$ | $B_1 B_0$ | | | |
|-----------|-----------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 1 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 0 | 0 | | 0 |
| 10 | 0 | 0 | 1 | 0 |

Fig. 2: K-Map for $A < B$

The simplified expression for $A < B$ is:

$$(A < B) = A'_1 B_1 + A'_0 B_1 B_0 + A'_1 A'_0 B_0$$

5.3 Boolean Expression for $A = B$

| $A_1 A_0$ | $B_1 B_0$ | | | |
|-----------|-----------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 1 | 0 | 0 | 0 |
| 01 | 0 | 1 | 0 | 0 |
| 11 | 0 | 0 | 1 | 0 |
| 10 | 0 | 0 | 0 | 1 |

Fig. 3: K-Map for $A = B$

The Boolean expression for $A = B$ is:

$$A = B = A'_1 A'_0 B'_1 B'_0 + A'_1 A_0 B'_1 B_0 + A_1 A'_0 B_1 B'_0 + A_1 B_1 A_0 B_0$$

This can be simplified as:


$$(A = B) = (A_1 \odot B_1).(A_0 \odot B_0)$$

6 CODE EXECUTION

- The file `twobitcomparator.v` contains the definition of the Verilog module for the 2-bit comparator circuit.
- The file `quickfeather.pcf` contains the pin configurations
- Provide inputs as needed to the Vaman LC board, compile and run the source code files in the code folder in the above-mentioned GitHub repository.

7 LOGIC CIRCUIT

Using the Boolean expressions for the output of the comparator, we can draw the equivalent logic circuit as shown below. (Figure generated using the open-source tool Circuit Diagram)



8 CONCLUSION

In this report, we've discussed what magnitude comparators are, their applications, Boolean expressions for output, and implementation in FPGA.