

Frequency (MHz)	20	Input Frequency to the CAN Controller
Clock Divider	10	The clock divider for the incoming CAN controller frequency
Sync-Seg	1	
Prop-Seg	7	
Phase-Seg1	4	Phase-Seg2 must be <u>less than or equal</u> to Prop-Seg + Phase-Seg1
Phase-Seg2	4	
SJW	3	SJW must be <u>less than or equal</u> to both Phase-Seg1 and Phase-Seg2 . Some CAN controllers require SJW to be <u>less than</u> Phase-Seg2 to allow for processing time
Bit Length (TQ)	16	
TQ (ns)	500	
Baud (kbps)	125	
TQ/Bit	16	The sum of Sync-Seg + Prop-Seg + Phase-Seg1 + Phase-Seg2 , must be <u>equal</u> to TQ/bit
prop-delay/meter (ns)	5	
Max Bus Length required (m)	300	
Bus prop-delay (ns)	3400	
Oscillator Tolerance 1	0.980%	Timing parameters should be chosen to <u>maximize</u> this value while meeting the 300m bus length requirement
Oscillator Tolerance 2	0.938%	
Oscillator Tolerance Absolute	0.938%	
Max Bus Length Supported (m)	310	This is the maximum theoretical bus length supported by the timing parameters, must be <u>greater than or equal</u> to 300, determined by Prop-Seg
Sample Point	75.00%	This is the point within the bit where the data will be sampled, sane values are typically between 60% and 80%