

1. General Description

The Realtek RTD2718Q-VD-CG monitor controller combines the multiple DP1.4 digital input interfaces with HDCP1.4/HDCP2.3 and multiple HDMI2.1 digital input interfaces with HDCP1.4/HDCP2.3,. The embedded MCU is based on an industrial standard 8051 core with external serial flash.

The RTD2718Q-VD-CG is suitable for multiple market segments and display applications, such as monitor, All in One PC, and embedded applications.

2. Features

General

- RTD2718Q-VD-CG supports input format up to 4096 x 2160 @ 144Hz via single DP1.4 port with Display Stream Compression and 4096 x 2160 @ 144Hz via single HDMI2.1 port with Display Stream Compression.
- Support V-by-1 and eDP panel interfaces.
- Zoom scaling up and down
- Embedded one MCU with SPI flash controller.
- It contains 4 ADCs in key pad application
- Require only one crystal to generate all timing.
- Programmable internal low-voltage-reset (LVR)
- High resolution 6 channels PWM output, and wide range selectable PWM frequency

Crystal

- Support 14.318MHz crystal type

DisplayPort Receiver

- RTD2718Q-VD-CG supports 2 ports of Ultra-High Speed Receiver can support DisplayPort1.4
- In DisplayPort mode, four link layer speed HBR3 (8.1GHz), HBR2 (5.4GHz), HBR (2.7GHz), RBR (1.62GHz) are supported
- In DisplayPort mode, 6-bit, 8-bit, 10-bit, and 12-bit color depth transport is supported

- In DisplayPort mode, High-Bandwidth Digital Content Protection (HDCP 1.4/HDCP2.3) is supported
- In DisplayPort mode, DisplayPort audio is allowed to transmit to I2S/SPDIF output
- In DisplayPort mode, VESA Adaptive Sync technology is supported
- In DisplayPort mode, Forward Error Correction (FEC) is supported.
- In DisplayPort mode, VESA Display Stream Compression (DSC) version 1.2a transport is supported and backward compatible with former version.

HDMI Receiver

- RTD2718Q-VD-CG supports 2 ports of Ultra-High Speed Receiver can support HDMI2.1
- In HDMI mode, data rate in FRL mode supports 3- and 6-Gbps mode and TMDS mode supports up to 6-Gbps.
- In HDMI mode, 6-bit, 8-bit, 10-bit, and 12-bit color depth transport is supported
- In HDMI mode, High-Bandwidth Digital Content Protection (HDCP 1.4/HDCP2.3) is supported
- In HDMI mode, HDMI audio is allowed to transmit to I2S/SPDIF output
- In HDMI mode, AMD HDMI Freesync technology is supported
- In HDMI mode, the Variable Refresh Rate (VRR) is supported.

- In HDMI mode, Forward Error Correction (FEC) is supported.
- In HDMI mode, VESA Display Stream Compression (DSC) version 1.2a transport is supported and backward compatible with former version.

Embedded MCU

- Industrial standard 8051 core with external serial flash
- Low speed ADC for various application
- I2C Master or Slave hardware supported

Auto Detection /Auto Calibration

- Input format detection
- Compatibility with standard VESA mode and support user-defined mode
- Smart engine for Phase/Image position/Color calibration

Audio

- Output: IIS , SPDIF
- Embedded Audio DAC
- Embedded headphone amp

Scaling

- Fully programmable zoom ratios
- Independent horizontal/vertical scaling
- Advanced zoom algorithm provides high image quality
- Sharpness/Smooth filter enhancement

- Support non-linear scaling from 4:3 to 16:9 or 16:9 to 4:3

Color Processor

- True 12-bit color processing engine
- Programmable 14-bit gamma support
- Programmable 12-bit 3D gamma support
- xvYCC supported
- Adobe/sRGB compliance
- Advanced dithering logic for the fewer panel color depth enhancement
- Dynamic overshoot-smear canceling engine
- Brightness and contrast control
- Peaking/Coring function for video sharpness
- Support UltraVivid III function to enhance image quality with minimal artificial effect on productivity applications
- Panel Uniformity (Brightness and color uniformity)
- Support EOTF(electro-optical transfer function): 10 bits SMPTE 2084
- Support Adaptive Tone-Mapping
- Support segmented backlight control to enhance HDR performance
- Support BT 2020

VividColor™

- Independent color management (ICM)
- Dynamic contrast control (DCC)
- 2nd generation of Precise color mapping (PCM)
- Image Adaptive Power Saving (IAPS)
- Support ADC Noise Reduction

Output Interface

- Support 8-bit / 10-bit output through either V-by-1 and eDP
- Supports 16-lane V-by-One or 8-lane eDP (HBR2) with the output format up to 4K2K (4096x2160 @ 144Hz).
- Flexible data pair swapping for easier system design.
- Fixed Last Line output for perfect panel capability

Embedded OSD

- Embedded 64K SRAM dynamically stores OSD command and fonts
- Support multi-color RAM font, 1, 2, 4 and 4-bit per pixel
- 64 color palette

- Maximum 26 window with alpha-blending / gradient / gradient target color / gradient reversed color / dynamic fade-in/fade-out, bordering
- Rotate 90, 180, 270 degree
- OSD-made internal pattern generator for factory mode
- Support 12x18 proportional font
- Hardware decompression for OSD font
- Support factor scale up
- Support 2 independent font based OSD

Frame Buffer Support

- LiveShow™ Function, High-performance RTC (response time compensation).
- Frame Rate Control Function
- Embedded frame buffer

Power Supply

- 3.3V / 1.5V / 1.1V power supply

3. System Applications

- Display System on Motherboard, Monitor
- Display System for All in One PCs and embedded applications

4. Block Diagram




Figure 1. Block Diagram

5. Pin Assignments

HSBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32			
A	DGND	DGND	DGND			KEY0	MCK	USB_S PI_SO	DP_HP D0	DP_HP D1	GPIO	SPI_SI																	DPRX0 AUX_CH_N	DPRX1 AUX_CH_N	NC	DP_SIN K_ASS N0	GPIO	A	
B						KEY1	SD0	SD3	DP_CA B_DET2	DP_CA B_DET1	FLASH WP	SPI_CLK																	DPRX0 AUX_CH_P	DPRX1 AUX_CH_P	NC	DP_SIN K_ASS P0	GPIO	B	
C	DDR_Z Q	DDR_V REF_Z3	DDR_V REF_01			LED0	SCK	USB_S PI_CEB1	GPIO	GPIO	DP_SIN K_ASS N1	SPI_CEB					NC		NC		NC		NC					DGND	DP_CA B_DET0	DGND	DGND	DGND	C		
D	NC	NC	NC			LED1	NC	SD1	USB_S PI_SI	DGND	DP_SIN K_ASS P1	SPI_SO			XI		NC		NC		NC		NC					NC					D		
E	D2_VR EF_CA	D2_ZQ	D2_VR EF_DQ			DGND	DGND	SD2	USB_S PI_CLK	DGND	DGND	DGND	DGND	DGND	XO		DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND				NC	NC	NC			E		
F	D3_VR EF_CA	D3_ZQ	D3_VR EF_DQ			DGND	DGND	DGND	USB_S PI_CEB0	DGND	DGND	DGND	DGND	DGND	DGND														NC	NC			F		
G						DGND	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DGND												NC	NC	NC			G		
H						DGND	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DC2_D DR_1V5	DGND	DGND												DPTX_ AUX_C H_P				H		
J						DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DC2_D DR_1V5	DC2_D DR_1V5	DGND	DGND			DPTX_ VDD33	DPTX_ VDD33	DPTX_ VDD11		DGND				DPTX_ AUX_C H_N				J			
K	VTX_TX 7P_2	VTX_TX 7N_2	DGND	DGND	DGND			DGND	1.5V_D DR	1.5V_D DR	1.5V_D DR	DGND	DGND	DC2_D DR_1V5	DC2_D DR_1V5	DGND	DGND					DPTX_ VDD11	DGND										K		
L	VTX_TX 6N_2	VTX_TX 6P_2	DGND	DGND	DGND			DGND	1.5V_D DR	1.5V_D DR	1.5V_D DR	DGND	DGND	DC2_D DR_1V5	DC2_D DR_1V5	DGND	DGND	DGND	DGND			DPTX_ VDD11	DGND					ADC_V DD33					L		
M			DGND	DGND	DGND			DGND	1.5V_D DR	1.5V_D DR	1.5V_D DR	DGND	DGND	DC2_D DR_1V5	DC2_D DR_1V5	DGND	DGND	XTAL_V DD33	XTAL_V DD33	DPTX_ VDD33	DPTX_ VDD11		DGND				ADC_V DD33			DGND	LANE3 N_0	LANE3 P_0	M		
N	VTX_TX 5P_2	VTX_TX 5N_2	DGND	DGND	DGND		NC	NC	1.5V_D DR	1.5V_D DR	1.5V_D DR	DGND	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DPTX_ VDD33	DPTX_ VDD11	DGND								DGND			N		
P	VTX_TX 4N_2	VTX_TX 4P_2	DGND	DGND	DGND		DGND	DGND	1.5V_D DR	1.5V_D DR	1.5V_D DR	VCCK OFF	VCCK OFF	VCCK OFF	VCCK OFF	DGND	DGND	PVCC	VCCK ON	VCCK ON	VCCK ON	VCCK ON	VCCK ON	VCCK ON						DGND	LANE2 N_0	LANE2 P_0	P		
R			DGND	DGND	DGND		DGND	DGND	1.5V_D DR	1.5V_D DR	1.5V_D DR	VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON										DGND		R		
T	VTX_TX 3P_2	VTX_TX 3N_2	DGND	DGND	DGND				DDRPL L_GND	DDRPL L_GND		VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	PVCC	PVCC	VCCK ON										DGND	LANE1 N_0	LANE1 P_0	T	
U	VTX_TX 2N_2	VTX_TX 2P_2	DGND	DGND	DGND				DDRPL L_VDD	DDRPL L_VDD		VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON										DGND	LANE0 P_0	LANE0 N_0	U	
V			DGND	DGND	DGND							VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON										DGND		V		
W	VTX_TX 1P_2	VTX_TX 1N_2	DGND	DGND	DGND			DGND	VTX_V DD11	VTX_V DD11		VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON										DGND	LANE3 N_1	LANE3 P_1	W	
Y	VTX_TX 0N_2	VTX_TX 0P_2	DGND	DGND	DGND			DGND	VTX_V DD11	VTX_V DD11		VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON										DGND	LANE2 P_1	LANE2 N_1	Y	
AA			DGND	DGND	DGND			DGND	VTX_V DD11			VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON										DGND			AA	
AB	VTX_TX 7P_1	VTX_TX 7N_1	DGND	DGND	DGND	DGND	DGND	DGND	VTX_V DD33	VTX_V DD33		VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON											DGND	LANE1 N_1	LANE1 P_1	AB
AC	VTX_TX 6N_1	VTX_TX 6P_1	DGND	DGND	DGND	DGND	DGND					VCCK OFF	DGND	DGND	DGND	DGND	DGND	PVCC	DGND	DGND	VCCK ON											DGND	LANE0 P_1	LANE0 N_1	AC
AD												VCCK OFF	VCCK OFF	VCCK OFF	VCCK OFF	VCCK OFF	PVCC	PVCC	PVCC	PVCC											DGND		AD		
AE	VTX_TX 5P_1	VTX_TX 5N_1	DGND		DGND	DGND	DGND				REXT_ PVCC	REXT_ PVCC											DGND	DGND							DGND	NC	NC	AE	
AF	VTX_TX 4N_1	VTX_TX 4P_1	DGND		DGND	DGND	DGND		IMOSR EXT		PLL_PV CC			AUDIO VDD33	AUDIO GND	AUDIO HP_VD D33	AUDIO HP_GN D		Audio HP_Dn	HMOS EDIO_S W1	HMOS EDIO_S W2	DDCS D_A4									DGND	NC	NC	AF	
AG					DGND	DGND	DGND							AUDIO VDD33	AUDIO GND	AUDIO HP_VD D33	AUDIO HP_GN D		Audio HP_W1	V_REF1	HMOS EDIO_S W3	EMW WP									DGND		AG		
AH	VTX_TX 3P_1	VTX_TX 3N_1	DGND																PCB_P DWE_D OWN	HMOS EDIO_S W4	PMIC_I CSCL3	EEWD										DGND	NC	NC	AH
AJ	VTX_TX 2N_1	VTX_TX 2P_1	DGND																													DGND	NC	NC	AJ
AK					AUDIO_ GND		AUDIO_ GND		AUDIO_ GND																							DGND	NC	NC	AK
AL	VTX_TX 1P_1	VTX_TX 1N_1	DGND			LINE_IN L		AUDIO_ SOUTL		AUDIO_ HOUTL		eDPTX_ AUX_C H_P_2	eDPTX_ AUX_C H_P_1	USB_S PI_CLK 1	USB_S PI_SO 1	PWM_ UT	DISP_ FRAME START		PMIC_I CSDA3	EE2CS CL	DDCS L3												AL		
AM	VTX_TX 0N_1	VTX_TX 0P_1	DGND			LINE_IN R		AUDIO_ SOUTR		AUDIO_ HOUTR		eDPTX_ AUX_C H_N_2	eDPTX_ AUX_C H_N_1	USB_S PI_CEB 1.1	USB_S PI_SI 1	USB_S PI_CEB 0.1	GPIO		CRYCL K	EE2CS DA	DDCS A3												AM		
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32			

Figure 2. Pin Diagram of HSBGA

8. Mechanical Specifications

HSBGA




Figure 3. Mechanical Specification of HSBGA

		Symbol	Common Dimensions		
			MIN.	NOM.	MAX.
Package :			HSTK FBGA		
Body Size:	X	D	27.000		
	Y	E	27.000		
Ball Pitch :		e	0.800		
Total Thickness :		A	1.982	2.100	2.218
Mold Thickness :		A3	1.170	Ref.	
Substrate Thickness :		A2	0.560	Ref.	
Ball Diameter :			0.450		
Stand Off :		A1	0.320	—	0.420
Ball Width :		b	0.375	—	0.525
Mold Area :	X	M	24.000		
	Y	N	24.000		
H/S Exposed Size:		P	19 ~ 20		
H/S Flatness		Q	0.100		
H/S Shift With Substrate Edge:		R	0.300		
H/S Shift With Mold Area:		S	0.500		
Chamfer		CA	4.000	Ref.	
Package Edge Tolerance :		aaa	0.150		
Substrate Parallelism :		bbb	0.100		
Mold Parallelism :		ccc	0.200		
Coplanarity:		ddd	0.150		
Ball Offset (Package) :		eee	0.150		
Ball Offset (Ball) :		fff	0.080		
Ball Count :		n	602		
Edge Ball Center to Center :	X	D1	24.800		
	Y	E1	24.800		

Figure 4. Mechanical Specification of HSBGA

9. Ordering Information

Table 6. Ordering Information

Part No.	Max. Resolution	Input : VGA	Input : DP1.4 HBR3	Input : HDMI2.1	Output : eDP	Output : Vby1	FRC	OD	PKG
RTD2718Q- VD-CG	4096x2160 @144Hz	N/A	2 Ports	2 Ports	•	•	•	•	PBGA