
Name: Rishabh Jain

Id- 2015A3PS0232G

Ans1



Ans2

Instructions	Control Signals		
	Sel1	PCsrc	RegWrite
li	0	1	1
addi	1	1	1
i	Х	0	0

Another signal is Sel2 which is generated by Forwarding Unit. This signal is 1 when forwarding happens else 0.

IFetch's top module

O PCout <=0;</p>

10 (PCout <= PCin;

endmodule

else //incerement PC by 4

8 9

11 🚊

13

```
//this module will be complete instruction fetch unit
2 🖯
        module ifetch(clk, reset, PC_j, PCsrc, inst_code_out, PCline_out);
3
        input clk, reset;
4
        input [7:0]PC j;
5
        input PCsrc;
        output [7:0] PCline_out;
 6
7
        output [7:0]inst_code_out;
8
        wire [7:0] PCin, PCout, inst_code;
        wire [7:0] PC d, out2, PCline;
9
        pc x1(PC_d, clk, reset, PCout);
10
        im x2(PCout, reset, inst code );
11
12
        adder x3(PCout, PCin);
13
        if_id regl(PCin,inst_code, clk, reset, PCline, out2, PCsrc);
    assign PC_d = (PCsrc == 1)? (PCin):(PC_j);
14
15
     assign inst code out = out2;
16
    assign PCline_out = PCline;
17 🚊
        endmodule
18
 1 🗇
        module pc(PCin, clk, reset, PCout);
 2
        input [7:0] PCin;
 3
        input clk, reset;
 4
        output reg [7:0] PCout;
 5 🖯 🔾 always @(posedge clk, negedge reset )
 6 🖯
        begin //if reset == 0, make PC = 0
 7 □ O if(reset == 0)
```

```
module im(PCout, reset, inst_code );
2
       input [7:0] PCout;
 3
       input reset;
 4
       output [7:0] inst_code;
 5
       reg [7:0] Mem[0:7]; // this creates 8 memory location each having 1 byte size
 6
    assign inst code = Mem[PCout];
 7 🖯
       //this is big endian format as msb is lower address and lsb is high address
8 🖒
       // we are reading the instrution code for which address is specified byPC
9 🖯
    always @(negedge reset)
10 🖯
      begin
11 0 o if (reset == 0)
12
       // if 0 then initialize the memory with 4 instructions
13 ⋵
       begin
14
    Mem[0] = 8'h13; //li r2, 3
    O Mem[1] = 8'h52; //addi r2, 2
15
16
    Mem[2] = 8'h6B; //addi r5, 3
17
    Mem[3] = 8'hC5; // j L1
    O Mem[4] = 8'h29;// li r5, 4
18
19
       //Mem[5] = 8'h6A;//addi r5, 2 01101010//7
20
    Mem[5] = 8'h6D; //addi r5, -3 01101101
21
       end
22
       end
23
       endmodule
24
       //this block is part of instruction fetch unit, it specifically increments PC by 1
2 🖯
       module adder(PCout, PCin);
3
       input [7:0] PCout;
4
       output [7:0] PCin;
5
    O assign PCin = PCout + 1;
6 🖨
       endmodule
7
                                module if id( //IF/ID REGISTER
 2
        PCin,inst_code, clk, reset, PCline, out2, PCsrc );
 3
        input [7:0] PCin, inst code;
 4
         input clk, reset, PCsrc;
 5
         output reg[7:0] PCline,out2;
 6 ⊝ O always @(posedge clk, negedge reset, PCsrc)
 7 🗇
        begin
 8 🖯 🔾 if(reset == 0 || PCsrc == 0)
 9 😑
       begin
O out2 <=8'b10111111;
11
12 🖒
         end
13
         else
14 🗇
       begin
    O PCline <= PCin;
15
16
     O out2 <= inst_code;</pre>
17 👜
        end
18 🖨
        end
19 🖨
        endmodule
20
```

Ans4: Register File

```
module id(PCid_in, j_adr, Read_Reg_Num_1,ImmData,reset,
       Write_Reg_Num, Write_Data,RegWrite, Read_Data_1, Read_Data_2,PCid_out);
2
3 €
        // let all the control signals be generated in the id unit and then these signals will be passed to later registers.
        //declare the inputs and outputs
 4 🚊
5
       input [2:0] Read_Reg_Num_1,Write_Reg_Num; // total 8 registers
 6
       input [7:0] Write_Data, PCid_in;
 7
       input RegWrite, reset;
8
       input [5:0] j_adr;
9
       input [2:0] ImmData;
10
       output [7:0] Read_Data_1;
11
       output [7:0] Read_Data_2, PCid_out;
12 ₹
       //output RegWrite, Sell, PCsrc;
13
14
       //define the functionality
15
      reg [7:0] Reg_Mem[7:0];
16 O assign Read_Data_1 = Reg_Mem[Read_Reg_Num_1];//goes to a
17 O assign Read Data 2 = {{5{ImmData[2]}}, ImmData}; //sign extend range is from -4 to 3
18
       assign PCid_out = {PCid_in[7:6],j_adr};
19 O always @( negedge reset, Write_Reg_Num, Write_Data)
20 🖯 🔾 begin
21 ₹
          if(reset == 0)
22 ⋵
               begin
      Reg_Mem[0] = 8'h00;
23
      Reg_Mem[1] = 8'h01;
24
25 | Reg Mem[2] = 8'h02;
       Reg Mem[3] = 8'h03;
27 | O Reg_Mem[4] = 8'h04;
28
    Reg_Mem[5] = 8'h05;
    Reg_Mem[6] = 8'h06;
29
30
    Reg_Mem[7] = 8'h07;
31 (
               end
32 🖯 🔾 if( RegWrite == 1)
33 🖯 🔾
          begin
34 🔾
          Reg_Mem[Write_Reg_Num] <= Write_Data;</pre>
35 🚊
36 🖒 🔾 end
37
38 🖒 🔾 endmodule
39
```

Ans5

The condition to detect hazard: check the register number of register in Execute stage and the register number going to enter execute stage. If the register number are same with opcode not being for jump instruction, then hazard condition is true.

Ans6

Forwarding Unit:

```
module f_unit(reg_out_ex, reg_in_ex, Sel2);
input [2:0]reg_out_ex, reg_in_ex;
output Sel2;
assign Sel2 = (reg_out_ex == reg_in_ex)? (1):(0);
endmodule
```

Top Module

```
module top(clk. reset );
       input clk, reset;
       wire [7:0] inst_code_out;
       wire [2:0] Read_Reg_Num_1,Write_Reg_Num;
       wire [2:0] ImmData;
       wire [7:0] Write_Data;
       wire [7:0] Read_Data_1, Read_Data_2;
       wire [5:0] j_adr,j_adr_out;
       wire [7:0] inst_code_idex_in, inst_code_idex_out,inst_code_ex_wb_out;
       wire [7:0]PC_j,PCline_out;
       wire [7:0]numl, ImmData_out,numll,numll1;
       wire PCsrc, Sell, RegWrite, RegWrite_exwb_out;
       wire zeroflag;
13
14
       wire [7:0] aluRes,aluRes_out;
15
       //wire [1:0] opcode;
16
       wire [7:0] PCline_idex_in;
17
       wire PCsrc_idex_out, RegWrite_idex_out, Sell_idex_out,Sel2,Sel2_later;
18
       wire [2:0]reg_in_ex,reg_out_ex;
19
      ifetch modl(clk, reset,PC j,PCsrc idex out, inst code out, PCline out); // this module initializes ifunit and if/id reg
20
21
    id mod2( PCline_out,j_adr,Read_Reg_Num_1,ImmData,reset,
22
      -Write_Reg_Num, Write_Data,RegWrite_exwb_out, Read_Data_1, Read_Data_2,PCline_idex_in);
23
24
25
    ⊟id ex reg2(
26
      Sell, RegWrite, PCsrc, inst_code_idex_in, Read_Data_2, Read_Data_1, j_adr, PCline_idex_in,clk, reset,
     numll1,PC_j, ImmData_out,inst_code_idex_out, j_adr_out, PCsrc_idex_out, RegWrite_idex_out, Sell_idex_out);
      numl,ImmData_out, zeroflag,aluRes);
       ex_wb reg3(Sel2,RegWrite_idex_out,clk,reset, aluRes,inst_code_idex_out,aluRes_out,inst_code_ex_wb_out,RegWrite_exwb_out,Sel2_later);
   //change the jump address calculation
      //control mod4(opcode, Sell, PCsrc, RegWrite);
36
37  //assign opcode = inst_code_out[7:6];
38    assign Read_Reg_Num_1 = inst_code_out[5:3];
39   assign ImmData = inst_code_out[2:0];
40 assign Write_Data = aluRes_out;//paste the write data here
41   assign j_adr = inst_code_out[5:0];
42    assign inst_code_idex_in = inst_code_out;
43 assign reg_out_ex = inst_code_idex_out[5:3];
44
45
     assign reg_in_ex = inst_code_idex_in[5:3];
     assign numl1 = (Sel2_later)? (aluRes_out):(numll1);
46 assign numl = (Sell_idex_out == 0) ? 8'h00 : numl1 ;
47 assign Write_Reg_Num = inst_code_ex_wb_out[5:3];
48 assign Sell = (inst code out[7:6] == 2'b00)? (0):(1); // all these control signals will pass through the registers to their destination
49 assign PCsrc = (inst_code_out[7:6]==2'bl1)? (0):(1);
50 assign RegWrite = (inst_code_out[7:6]==2'b00 || inst_code_out[7:6]==2'b01)? (1):(0);
51
52
     endmodule
53
```

Ans8

```
1
      module test;
2
     reg clk, reset;
 3
 4
     top testl(clk, reset );
   initial begin
 5
     clk = 0;
 6
 7
      #12
 8
     repeat(18)
9
    begin
10
     #6 clk = ~clk; //this generates four clock cycles with period of 10 units
     -end
11
12
     end
13
    initial begin
14
15
     reset = 0;
16
     #5
17
     reset = 1;
18
     #25
19
     reset = 1;
20
     #70
21
     reset = 1;
22
     #50
23
     reset = 0;
24
     #5
25
     reset = 1;
26
27
     $finish;
28
    Lend
    initial begin
29
30
     #114
31
     $finish;
32
     L end
33
      endmodule
```

Ans9



Unrelated Questions:

1. I learned a lot from implementation of pipelined processor, so making this design wasn't that difficult. I made some syntax errors in procedural assignment, missed some begin end

- blocks. The good idea here is to have modular code, design the processor such that it is scalable.
- 2. I have 100% designed the processor by myself. I was thinking about optimal design, discussed with some of my friends. Implementation was done by myself.

Honor Code Declaration by student:

- ()My answers to the above questions are my own work.
- () I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- () I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).