				MSF	P430 Addres	sing M	odes							М	SP430 E	mulated	d Ins	truction	ns					
Ad 0		Register n ≠ 3	Syntax Rn	Dogiet	tor direct. The o	norand is	Description the contents of Rn. A <sub>d</sub> =0		Mnem				eration			Emula				Descri	otion			
1	01 ds	n ≠ 0, 2, 3	x(Rn)	Indexe	ed. The operanc	is in me	mory at address Rn+x. is in memory at the address held in		Arithn ADC(.B		istructio dst	ns dst+C→	lst		ΑĽ	DC(.B or .'	W) #0	),dst	Ac	dd carry t	o destinat	ion		
-		n ≠ 0, 2, 3 n ≠ 0, 2, 3		ter indirect. The ct auto-increment essing modes			DADC(.B or .W) dst DEC(.B or .W) dst		dst+C→dst (decimally) dst-1→dst				DD(.B or . B(.B or .W				Decimal add carry to destination  Decrement destination							
1		0 (PC)		DECD(.B or .W) dst dst-2→dst INC(.B or .W) dst dst+1→dst						SUB(.B or .W) #2,dst ADD(.B or .W) #1,dst						destinatio								
-	Addressing modes using R2 (SR) and R3 (CG), special-case decoding									3 or .W) or .W) (	dst	dst+2→	,					dst	In	crement	destinatio	n twice	.NOT. carry	
1	01 ds 10 s	2 (SR) 2 (SR)			ute. The operan ant. The operan		emory at address x.		эвс(.в	or.w)	ist	dst+0FF			30	BC(.B 0F.\	wj#0,	,ust		om dest.	urce and t	orrow /	.NOT. carry	
-	11 s 00 s	2 (SR) 3 (CG)	#8	Const	ant. The operar ant. The operar	ıd is the c	onstant 8.		Mnemo				ration			Emulatio	on			Descrip	tion			
-	01 s 10 s	3 (CG) 3 (CG)	#1	Const		d is the c	onstant 1. There is no index word.		Logical INV(.B o			ontrol In NOT.dst-	structions dst		XOR	(.B or .W)	#0(FF	F)FFh,dst	Inv	ert bits ir	destinatio	on		
-	10 S	3 (CG)		Const	ant. The operar SP430 Instru	d is the c	onstant -1.		RLA(.B o	r .W) d		$LSB+1 \leftarrow LSB \leftarrow 0$				ADD(.B or .W) dst,dst				Rotate left arithmetically				
		10 9 8		5 4	3 2 1 0		Instruction					C←MSB←MSB-1 ADDC(.B or . LSB+1←LSB←C						dst	Rot	ate left th	rough car	ry		
<b>0 0</b>		0 opc			register register	RRC F	Single-operand arithmetic Rotate right through carry	Program	Flow C															
0 0	0 1 0	0 0 0	1 0	As	register	SWPB	Swap bytes		BR dst DINT			0→GIE					MOV dst,PC BIC #8,SR				Branch to destination Disable (general) interrupts			
0 0		0 0 1	0 B/W 1 0	As	register register		Rotate right arithmetic lign extend byte to word		EINT NOP RET			1→GIE None @SP→PC SP+2→SP				BIS #8,SR MOV #0,R3 MOV @SP+,PC				operation	eral) interi 1 subroutin	-		
0 0		0 1 0	0 B/W 1 0	As As	register register		Push value onto stack Subroutine call; push PC and move	source to PC	Mnemo	mio.	•		ration	_		Emulatio				Descrip				
0 0		0 1 1	0 0	0 0			Return from interrupt; pop SR then p		Data In:	structi		•	ation											
0 0	T 1 1		10-bit s			ļ	Conditional jump; PC = PC + 2×	offset	CLR(.B o	r.W) d		0→dst 0→C			BIC	/(.B or .W) #1,SR	) #0,ds	st	Cle	ar destina ar carry f	lag			
0 0	1 0 0	1	10-bit :				NZ Jump if not equal/zero Z Jump if equal/zero		CLRN CLRZ POP(.B o			0→N 0→Z			BIC	BIC #4,SR BIC #2,SR				ar negativ ar zero fla	ag			
0 0		0	10-bit :	signed	offset	JNC/J	JNC/JLO Jump if no carry/lower JC/JHS Jump if carry/higher or same				:	@SP→temp SP+2→SP				(.B or .W)	j @SP∙	+,ast	Pop	byte/wo	ord from st	ack to d	estination	
0 0	1 1 0	0	10-bit :	signed	offset	<b>JN</b> Jur	mp if negative		SETC SETN				temp→dst 1→C 1→N				BIS #1,SR BIS #4,SR				flag			
0 0		0	10-bit :				ump if greater or equal np if less		SETN SETZ TST(.B or .W) dst			1→N 1→Z dst+0FFFFh+1				BIS #4,SR BIS #2,SR CMP(.B or .W) #0,dst				Set negative flag Set zero flag Test destination				
0 0		1	10-bit				ump (unconditionally)			000		dst + 0FFl		0		1C0				2C0		340	380 3C0	
<b>op</b>		source	Ad B/W	_	destination destination	MOV	Two-operand arithmetic  Move source to destination		0xxx 4xxx					4			F							
0 1	0 1	source	Ad B/W	As	destination	ADD A	Add source to destination		8xxx					#										
0 1	1 0	source	Ad B/W		destination destination	_	Add source and carry to destination Subtract source from destination (w		Cxxx 1xxx	RRC	RRC.B	SWPB	RF	RA.	RRA.B SX	т	PUS	SH PUSH.	B CALL		RETI			
1 0		source	Ad B/W		destination	SUB 9	Subtract source from destination		14xx 18xx		-			7			$\vdash$		-			_		
1 0		source	Ad B/W		destination destination		Compare (pretend to subtract) source from Decimal add source to destination		1Cxx					1										
1 0	1 1 0 0	source	Ad B/W		destination destination		est bits of source AND destination it clear (dest &= ~src)		20xx 24xx							JNE/JN JEQ/JZ								
1 1	0 1	source	Ad B/W	As	destination	BIS Bi	t set (logical OR)		28xx 2Cxx							JNC JC								
1 1	1 0	source source	Ad B/W		destination destination		Exclusive or source with destination ogical AND source with destination		30xx							JN								
Special Re	gisters: PC SR	C (Program C C (Status Regi Operand(s	ounter)=R0; ster)=R2;		SP (Stack CG (Cor	Pointer)=: stants Ger	R1; merator)=R3;	* changes based on c - not affecte V N Z C	3000							JGE JL								
1 @	ADC(.B)	dst	Add C to		nation	Description	V N Z C	3Cxx JMP 4xxx MOV, MOV,B																
2 3	ADD(.B) ADDC(.B)	src,dst src,dst			destination d C to destinati	on	src+dst→dst src+dst+C→dst	* * * *	5xxx		ADD, ADD.B ADDC, ADDC.B													
4	AND(.B) BIC(.B)	src,dst src,dst			nd destination estination		src .and. $dst \rightarrow dst$ not.src .and. $dst \rightarrow dst$	0 * * *	6xxx 7xxx							SUBC,	SUB	C.B						
6	BIS(.B)	src,dst	Set bits i	n desti	ination		$src.or.dst \to dst$	0 * * *	8xxx 9xxx							SUB, S								
7 8 <b>©</b>	BIT(.B) BR	src,dst dst	Test bits Branch t				src .and. dst dst → PC	0 * * * *	Axxx Bxxx	DADD, DADD.B BIT, BIT.B														
9 10 ©	CALL CLR(.B)	dst dst	Call dest Clear des				$PC+2 \rightarrow stack, dst \rightarrow PC$ $0 \rightarrow dst$		Cxxx		BIC, BIC.B													
11 ©	CLRC		Clear C				0→C 0→N		Dxxx Exxx		BIS, BIS.B XOR, XOR.B													
12 © 13 ©	CLRZ		Clear N Clear Z				0→Z	0 -	Fxxx							AND, A	-				* IF NEEDED		* IF NEEDED	
14 15 ©	CMP(.B) DADC(.B)	src,dst dst			ce and destinati lly to destinatio		$dst \cdot src$ $dst + C \rightarrow dst$ (decimally)	* * * *	0(Rn) = @Rn w mov.w R	nen source		ne code 606	opcode 0 1 0	0	source Reg	(3031)	∽w As 0 0		estination 6	Ad	ditional Data 1		Additional Data 2	
16 17 ©	DADD(.B) DEC(.B)	src,dst dst	Add sour		d C decimally to	o dst	$src + dst + C \rightarrow dst$ (decimally) $dst \cdot 1 \rightarrow dst$	* * * * *	add.b R4 bit.w @R7	, R12	B7	148 72C	0 1 0	1	7	0 0	1 0 0 1	0	8 C		•		-	
18 ©	DECD(.B)		Double-c	lecrem	nent destination	1	$dst \cdot 2 \rightarrow dst$	* * * *	bit.b 0(R7) bic.b 2(R8),	0(R8)	CSDS O	76F 002 0000	1 0 1	0	7	1 1	1 1	1	F 8	$\pm \overline{}$	0002	Ŧ	0000	
19 ©	EINT		Disable i Enable ii	nterru	pts		$0 \to \text{GIE}$ $1 \to \text{GIE}$		bic.w 2(R8) bis.w #0xAA rra.b R	AA, R11	D03B	AAAA 4A	1 1 0	1	8 0 0001	0 0	0 0	1	7 B	+	AAAA	$\pm$		
21 © 22 ©		dst dst	Increme Double-i		tination ent destination		$dst +1 \rightarrow dst$ $dst+2 \rightarrow dst$	* * * *	rra.b R: rrc.w R jmp LAE	11	10	IOB XXX XXXX]	0 0 0 0 0 0 0 0 1	1	0001 0000 11xx	0 0	1 0 0 0 x x		В	s)		#		
23 © 24		dst label	Invert de		ion Jump if higher o	or same	$.not.dst \rightarrow dst$	* * * *	cmp R13,	2(R8)	9D88	0002 (XXX XXXX)	1 0 0	1	D 00xx	1 (	0 0		8		0002	+		
25	JEQ/JZ	label	Jump if e	qual/	Jump if Z set	. vanie			rla.b R:	.0	5.4	code) 🏤	0 1 0		A		1 0		A					
26 27	JGE JL	label label	Jump if g Jump if l		or equal				rlc.w R: addc.w R1:	, R11	<b>◆</b> (emulated		0 1 1	0	В	0 0	0 0	0	В					
28 29	JMP JN	label label	Jump Jump if 1	N set			$PC + 2 \times offset \rightarrow PC$		inv.w R	FF, R10	<b>€</b> (emulated		1 1 1	0	3	0 0	0 1	1	A					
30 31	JNC/JLO JNE/JNZ	label label	Jump if (	C not s	set/Jump if low ual/Jump if Z n				add.w #0x00		€ (emulated	code) 🏚	0 1 0		3 tion is comp		0 0		B d on thes	e condis.	ne			
32	MOV(.B)	src,dst	Move sor	urce to	destination	or our	$src \rightarrow dst$			erflow: "	signed" o	verflow - le			switched fro		or from	m (-) to (+)		_ conunct				
33 © 34 ©	POP(.B)	dst		from	stack to destina	ition	@SP $\rightarrow$ dst, SP+2 $\rightarrow$ SP				add.w		0111	111	inc.w 1 1111 11	· .		inc	d.b 111 11	10			11 0000	
35 36 <b>ⓒ</b>	PUSH(.B) RET	src	Push sou Return fi		nto stack ubroutine		$SP \cdot 2 \rightarrow SP$ , $src \rightarrow @SP$ $@SP \rightarrow PC$ , $SP + 2 \rightarrow SP$		+0	111 01 011 01	00 001 00 001	0 1011 0 1011	1000	000	0 0000 00	00		0 0000 1	.000 00		+ 0000 0	10	00 1000 11 1000	
37	RETI	de*	Return f	rom in	nterrupt		-, 01	* * * *	Neg	gative: T		digit (MS	3) is 1 - the n	umb	er "negative"	if you are u		ary						
39 €	RLC(.B)	dst dst	Rotate le	ft thro				* * * *			cmp.w 010 010		0101	000	inv.w 0 1111 10	10	000	0 0000 de	c.b 1000 00	00			00 0101	
40 41	RRA(.B) RRC(.B)	dst dst	Rotate ri Rotate ri		ithmetically rough C			0 * * *	1	111 11	100 111 11 001	1 0101	1010	111	1 0000 01	01	000	0 0000 1	111 11	11	0000 0	00 000 11	00 0111 11 1110	
42 © 43 ©	SBC(.B)	dst			) from destinat	ion	$dst + 0FFFFh + C \rightarrow dst$ $1\rightarrow C$	* * * *	Zer	o: All th	e bits are	υ			rra.w	examples	in bind		d.b			xor	h	
44 ©	SETN		Set N				1→N	- 1			300.W 010 010 010 010		0000	000	0 0000 00	01		1	a.b 1010 10 101 01			00	10 1101 10 1101	
45 <b>©</b> 46	SUB(.B)	src,dst			e from destinati		$1 \rightarrow Z$ dst + .not.src + 1 $\rightarrow$ dst	* * * *	0	000 O	000 000	0000			0 0000 00 th space - a d			0 0000 0	000 00		0000 0		00 0000	
47 48	SUBC(.B) SWPB	src,dst dst	Subtract Swap byt		e and not(C) fro	om dst	$dst + .not.src + C \rightarrow dst$	* * * *			add.w				rra.w	examples	in bind	ary rli	c. <i>b</i>			rrc		
49	SXT	dst	Extend s	ign	n		dst+0FFFFh+1	0 * * * *		1000	0000	0000 00 0000 00	01		0 0000 00			0000 000	00 1000			000 11	01 1011	
50 <b>©</b>	TST(.B) XOR(.B)	dst src,dst	Test dest Exclusive		n source and desti	nation	dst+0FFFFh+1 $src.xor. dst \rightarrow dst$	* * * *	15	14	13	12		001 o	9 0000 0	8	7	6	5	4	3	2	10 1101 (1)	
											F	Reserved				v sc	G1	SCG0	OFF	CPU OFF	GIE	7	z c	

Low Power Mo	[adae							Serial_MSP.c					22.3.1 AD	C10CTL0,	ADC10 Cont	trol Register 0				
SCG1 SCG0	G0 OSCOFF	CPUOFF	Mode			locks Status		void serial_init(void) { P1SEL = 0x04:	// Select UA	ART as the pin funct	tion		15	14	13	12	11	10	9	8
0 0	_	0	Active LPM0	CPU, MCLK a	are disabled, SI	abled clocks are ac SMCLK, ACLK are	active	P1SEL2 = 0x04; UCA0CTL1  = UCSWRST;	// Disable U.	ART module for co	onfiguration		rw-(0)	SREFx rw-(0)	rw-(0)	rw-(0)	rw-(0)	ADC10SR rw-(0)	rw-(0)	REFBURST rw-(0)
0 1	0	1	LPM1			OCO and DC gener sed for SMCLK. At		UCA0CTL0 = 0x00; UCA0CTL1 = 0xC0;	// SMCLK s	LSB first, 8-bit dat source, keep in rese	t state		7 MSC	6 REF2_5	5 V REFON	4 ADC100N	3 ADC10IE	2 ADC10IFG	1 ENC	0 ADC10SC
1 0	0	1	LPM2	CPU, MCLK,	, SMCLK, DCO : bled, ACLK is a	are disabled. DC g	generator	UCA0BR0 = 104; UCA0MCTL = 0x02;	// 9600 Bauc // 2nd Stage	d rate - Assumes 1 : modulation = 1, O	versampling off	000 / 9600 = 104)	rw-(0)	rw-(0) Can be mod	rw-(0) tified only when EN	rw-(0) 4C = 0	rw-(0)	rw-(0)	rw-(0)	rw-(0)
1 1	0	1	LPM3		SMCLK, DCO	are disabled. DC g	generator	IE2 = 0x00; UCA0CTL1 &= ~UCSWRST;	// Enable UA	// Interrupts ART module	disabled		SREFx	Bits 15-13	Select reference.					
1 1 Table	e 15-4. Common	1 Iv Used Bau	LPM4 Id Rates, S		clocks disabled			void serial_charTX(char c) { while(!(IFG2 & UCA0TXIFG));	// Wait until	the transmit buffer	is empty				001 V <sub>R*</sub> = V <sub>RI</sub>	$_{C}$ and $V_{R} = V_{SS}$ $_{SF+}$ and $V_{R} = V_{SS}$ $_{RSF+}$ and $V_{R} = V_{SS}$ . De	wiese with V	onh		
BRCLK Baud Ra	Rate UCRRy	UCBRSx	UCBRFx	1	TX Error [%]	Maximum RX I	Error (%)	UCAOTXBUF = c;		character through th					011 V <sub>R*</sub> = Bu	effered $V_{RREF+}$ and $V_{R-}$ of $V_{RREF-}$ and $V_{R-}$ of $V_{RREF-}$ and $V_{R-}$	= V <sub>ss</sub> . Devices w	ith V <sub>eREF+</sub> pin only.		
[Hz] [Baud 1,000,000 9600	uaj	1	0	-0.5	0.6	-0.9	1.2	void clock_init(void) { DCOCTL = 0x00;							101 V <sub>R*</sub> = V <sub>RI</sub>	$c$ and $v_R = v_{REF}/v_{eff}$ $c_{F+}$ and $V_R = V_{REF}/V_{eff}$ $c_{C_R}$ and $V_R = V_{REF}/V_{eff}$	PEF. Devices with	V <sub>eREFai</sub> pins only.		
1,000,000 19200	200 52	0	0	-1.8	0	-2.6	0.9	BCSCTL1 = CALBC1_1MHZ; DCOCTL = CALDCO_1MHZ;	// Calibrate t	to 1 MHz			ADC10SHTx	Rits 12-11	111 V <sub>R*</sub> = Bu ADC10 sample-a	ffered V <sub>epcc</sub> , and V <sub>p.</sub>	= V <sub>REF</sub> / V <sub>aREF</sub> . De	evices with V <sub>encon</sub> , p	ins only.	
1,000,000 56000	17	7	0	-1.8 -4.8	0.8	-3.6 -8.0	1.8	mainTX.c							00 4 × ADC 01 8 × ADC	10CLKs				
1,000,000 11520 1,000,000 12800		6 7	0	-7.8 -10.4	6.4	-9.7 -18.0	16.1 11.6	#include <msp430g2553.h> #include "serial_msp.h"</msp430g2553.h>							10 16 × AD0	C10CLKs				
1,000,000 256000 Table 1	000 3 e 15-5. Common	7 Ny Used Bar	0 Id Rates S	-29.6 Settings and	0 nd Errors 110	-43.6 COS16 = 1	5.2	void main(void) { WDTCTL = WDTHOLD + WDTPW	; // Stop Watc	hdog timer			ADC10SR	Bit 10	Setting ADC10SF	rate. This bit selects R reduces the current	t consumption of	ffer drive capability the reference buffer	for the maximum s	ampling rate.
BRCLK Baud Ra	Rate ucop	UCBRSx	UCBRFx	1	TX Error [%]	Maximum RX I	Error (9/1	P1DIR = BIT0 + BIT6; P1OUT &= ~(BIT0 + BIT6);	// Turn off L		its				1 Referenc	ce buffer supports up ce buffer supports up				
[Hz] [Baud]	uaj	0	8	-1.8	0	-2.2	0.4	P2DIR &= ~(BIT0 + BIT1 + BIT2); clock_init();	// Set clock f	ton pins as inputs frequency to 1 MH	z		REFOUT	Bit 9		ce output off		ata auto		
1,000,000 19200	100 3	0	4	-1.8 -34.4	0	-2.6	0.9	serial_init(); while(1) {	// Initialize (	UART module			REFBURST	Bit 8	Reference burst.	ce output on. Devices		F. pin only.		
1,000,000 57600 15.4.1 UCAxCTL0		ontrol Regis	ter 0	-34.4	0	-33.4	0	if( (P2IN & BIT2) == BIT2) {	// Turn on B	OTH LED			MSC	Bit 7	1 Referenc	ce buffer on continuou ce buffer on only durir and conversion. Valid	ng sample-and-o			
	CPAR UCMS	B UC7B		CSPB	UCMODE	Ex L	JCSYNC	delay_cycles(1000000);	" Tulli oli b	OTTLEDS			moc	Dit 7	0 The sam	pling requires a rising rising edge of the SH	g edge of the SH	I signal to trigger ea	ch sample-and-cor	nversion.
UCPEN Bit 7	Parity enable			rw-0	rw-0	rw-0	rw-0	if( (P2IN & BIT1) == BIT1) { serial_charTX('i');					REF2_5V	Bit 6	sample-s	and-conversions are p ator voltage. REFON	performed autom	atically as soon as t	he prior conversion	n is completed
		led. Parity bit i				ed (UCAxRXD). In		PIOUT = BIT6; PIOUT &= ~BIT0;	// Turn On g // Turn Off r	reen LED red LED					0 1.5 V 1 2.5 V	-				
UCPAR Bit 6	address-bit m Parity select.					the parity calcul	lation.	delay_cycles(1000000);	// Tuni On i	CG ELLO			REFON	Bit 5	Reference general					
UCMSB Bit 5	0 Odd parity			1 Even parit	ity	smit shift registe	er.	if( (P2IN & BIT0) == BIT0) {     serial_charTX('d');					ADC100N	Bit 4	1 Reference ADC10 on					
UC7BIT Bit 4	0 LSB first Character len			1 MSB first	t		_	P1OUT I= BIT0; P1OUT &= ~BIT6;	// Turn On re // Turn Off g	ed LED green LED					0 ADC10 c	on				
UCSPB Bit 3	0 8-bit data			1 7-bit data				delay_cycles(1000000); } else {					ADC10IE	Bit 3	ADC10 interrupt of Interrupt	disabled				
	O One stop bit			1 Two stop			-0	P1OUT &= ~(BIT0 + BIT6);	// Turn on Ll	EDs			ADC10IFG	Bit 2	1 Interrupt ADC10 interrupt to when the interrup	enabled flag. This bit is set if A at request is accepted	ADC10MEM is to	aded with a convers	ion result. It is aut	omatically rese
JCMODEx Bits 2-1	00 UART mode	e		ше asynchro	mous mode i	wnen UCSYNC :	<u> </u>	}							when a block of to	nt request is accepted transfers is completed rupt pending		on by software. Whi	using the DTC t	s rag is set
	01 Idle-line mi 10 Address-bit	t multiprocess	or mode					Serial_MSP_Interrupt.c void serial_init_inter(void) {					ENC	Bit 1	1 Interrupt Enable conversio	pending				
JCSYNC Bit 0	11 UART mode Synchronous	e with automo		ite detection				void serial_init_inter(void) { P1SEL = 0x02; P1SEL 2 = 0x02					*		0 ADC10 d	disabled enabled				
5.4.2 UCAxCTL1	0 Asynchronou	us mode	ter 1	1 Synchrono	ous mode			UCA0CTL1 = UCSWRST; UCA0CTL0 = 0x00;	// Disable U.	ART module for co LSB first, 8-bit dat	onfiguration ta. 1 stop bit IIAD	T. Asynchronous	ADC10SC	Bit 0	Start conversion. with one instruction	Software-controlled s on. ADC10SC is rese	sample-and-conv et automatically.	ersion start. ADC10	SC and ENC may	be set togethe
7 UCSSELX	6 5	4		3 DORM III	2 CTXADDP	1 UCTXBRK U	0 CSWRST	UCA0CTL1  = 0xc0; UCA0BR0 = 104;	// SMCLK s // 9600 Baud	source, keep in rese d rate - Assumes 1	t state I MHz clock	, , memorious			0 No samp 1 Start san	ole-and-conversion sta mple-and-conversion	art			
rw-0 rw	rw-0 rw-0	) rw-C	) r	rw-0	rw-0	rw-0	rw-1	UCA0MCTL = 0x02; UCA0CTL1 &= ~UCSWRST;	// 2nd Stage // Enable UA	modulation = 1, O	versampling off		22.3.2 AD	C10CTL1,	13	trol Register 1	- 11	10	9	8
JCSSELX BITS 7-6	00 UCLK	irce seiect. In		01 ACLK	.K SOURCE CIO	CK.		} char serial charRX(void) {					rw-(0)	rw-(0)	INCHx rw-(0)	rw-(0)	rw-(0)	rw-(0)	ADC10DF rw-(0)	rw-(0)
UCRXEIE Bit 5	10 SMCLK Receive erron		er interrupt					while(!(IFG2 & UCA0RXIFG)); return UCA0RXBUF;	// Wait until // Return rec	a character has bee eived character	en received		7	6 ADC10DI	5	4	3 0SSELx	2 CONS	1	0 ADC10BUSY
	0 Erroneous ci 1 Erroneous ci							} void clock_init(void) {					rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-0
JCBRKIE Bit 4	Receive break O Received bre							DCOCTL = 0x00; BCSCTL1 = CALBC1_1MHZ; //	Calibrate to 1	MHz			INCHx		fified only when EN Input channel sel	lect. These bits select	t the channel for	a single-conversion	or the highest cha	innel for a
JCDORM Bit 3	1 Received bre Dormant, Put	eak characters	s set UCAxR					DCOCTL = CALDCO_1MHZ; BCSCTL1  = XT2OFF + DIVA_0;	VOLD 4						0000 A0	versions. Only availab	ble ADC channel	s should be selected	See device spec	ific datasheet.
CDONN BICS	0 Not dorman	t. All received	characters					BCSCTL3 = XT2S_0 + LFXT1S_2 + }	F XCAP_1;						0001 A1 0010 A2					
	set UCAxRXIFO	G. In UART mo	de with aut	tomatic baud		with address bi ion only the con		mainRX.c #include <msp430g2553.h></msp430g2553.h>							0011 A3 0100 A4					
UCTXADDR Bit 2	of a break and Transmit add				vill be marked	d as address de	pendina	#include "Serial_MSP_Interrupt.h"  void main(void) {							0101 A5 0110 A6					
	on the selecte  O Next frame I	ed multiproces	ssor mode.					WDTCTL = WDTHOLD + WDTPW P1DIR  = BIT0 + BIT6:	; // Stop Wate	chdog timer : LED pins as outpu	ıts				0111 A7 1000 V <sub>eREF+</sub>					
UCTXBRK Bit 1	1 Next frame I	transmitted is	an address			ransmit buffer.	In LIADT	P1OUT &= ~(BIT0 + BIT6); clock_init();	// Turn off L	EDs frequency to 1 MH						ature sensor				
OCIABRE BET	mode with au	tomatic baud	l rate detec	ction 055h mu	ust be writte	en into UCAxTXI	BUF	serial_init_inter(); IFG2 &= ~(UCA0RXIFG);	// Initialize U	UART module	-					s) / 2, A12 on MSP43	30F22xx devices			
	transmit buffe	er.			wise on mus	st be written int	to tne	<pre>IE2  = UCA0RXIE; bis_SR_register(GIE);</pre>	// Enable UA	ART interrupt					1110 (V <sub>oc</sub> - V <sub>s</sub>	<sub>ss</sub> ) / 2, A13 on MSP43 <sub>ss</sub> ) / 2, A14 on MSP43	30F22xx devices			
	0 Next frame t 1 Next frame t	transmitted is			ch			while(1) { } }					SHSx	Bits 11-10	Sample-and-hold	ss) / 2, A15 on MSP43 I source select.	3UF22xx devices			
UCSWRST Bit 0	Software rese 0 Disabled. US		sed for ope	ration.				#pragma vector = USCIABORX_VECTO interrupt void RX_Function(void) {	R //interrupt ve	ector routine					00 ADC10S 01 Timer_A	.OUT1 <sup>(1)</sup>				
15.4.3 UCAxBR0,	1 Enabled. US RO. USCI Ax Bai							char c; while(!(IFG2 & UCA0RXIFG));//	This should me	ake the CPLI wait s	ince the flag should	d he set already	ADC10DF	Bit 9	10 Timer_A 11 Timer_A ADC10 data form	.OUT2 (Timer_A.OUT	T1 on MSP430F2	20x0, MSP430G2x3	1, and MSP430G2	tx30 devices)(1)
15.4.4 UCAxBR1,		ud Rate Con	trol Regis				0	c = UCA0RXBUF; switch(c) {		ived character	mee the mig should	a be set aneady	ADCTODE	DII 9	0 Straight I	binary				
, .			UCBRx	-			-	case 'r': PIOUT = (BIT0 + BIT6);	// Reset the o				ISSH	Bit 8	Invert signal sam		t inverted			
UCBRx 7-0	Clock prescale UCAxBR1 × 25				The 16-bit va	alue of (UCAxBRI	0+	break; case 'i':					ADC10DIVx	Bits 7-5		nple-input signal is inv				
15.4.5 UCAxMCT								P1OUT = BIT6; P1OUT &= ~BIT0;	// Turn On g // Turn Off r						000 /1 001 /2					
7 6	6 5 UCBRFx	4		3	2 UCBRSx	1	0 UCOS16	break; case 'd':							010 /3 011 /4					
	rw-0 rw-0 4 First modulati			rw-0	rw-0	rw-0	rw-0	PIOUT = BITO; PIOUT &= ~BIT6;	// Turn On ro // Turn Off g		T ≸ Pulluı	p T Pulldowi	1		100 /5 101 /6					
	when UCOS16	5 = 1. Ignored	with UCOS1	16 = 0. Table 1	15-3 shows ti	the modulation	pattern.	default:	//T	ED.	<b>-</b> -⊳	- ├─⊳			110 /7 111 /8					
	1 <u>Second modul</u> BITCLK. Table	15-2 shows th	e modulatio	z oits determi on pattern.	ine the modu	Jiation pattern j	jor	P1OUT &= ~(BIT0 + BIT6); break;	, // rum off L	EL/S	V <sub>0</sub> =1	¥ V <sub>0</sub> =0	ADC10SSELx	Bits 4-3	ADC10 clock sou 00 ADC100					
JCOS16 Bit 0	Oversampling 0 Disabled			1 Enabled				}			Ţ	Ţ			01 ACLK 10 MCLK					
15.4.7 UCAxRXB	BUF, USCI_Ax	4		3	2	1	0	ADC_MSP.c void adc_init() { // Initialize ADC					CONSEQx	Bits 2-1	11 SMCLK Conversion seque					
	rw rw	rw		rw	rw	nw	rw	P1DIR &= 0x0001; ADC10CTL0 = ADC10ON + ADC10	// Set Pins as i	nputs	ADC modula				01 Sequenc	hannel-single-convers ce-of-channels	sion			
JCRXBUFx Bits 7-0	the receive sh	nift register. Re	eading UCA	AxRXBUF reset	ets the receive	e-error bits, the	UCADDR	ADC10CTL1 = CONSEQ_0 + ADC	$10SSEL_0 + A$	DC10DIV_0 + SH log function in pins	S_0 + INCH_0;		ADC-105	Do ^	11 Repeat-s	single-channel sequence-of-channels		maniar ::		
	MSB is always	s reset.			UCAxRXBUF i	is LSB justified o	and the	}			nnale		ADC10BUSY	Bit 0	0 No opera	is bit indicates an activation is active.  noe sample or conve		iversion operation		
5.4.8 UCAXTXB			ffer Regis	ster 3	2	1	0	int adc_measureAll(void) {     return (adc_measure(X_AXIS) + adc_		sum of all ADC cha AXIS) + adc_meast						an one timer module	exists on the dev		ack from	inta-1
nv n	rw rw	rw	UCTXBUFx	rw	rw	rw	rw			ected ADC Channe	el: X_AXIS, Y_AX	IS, Z_AXIS	l	asm:			(	er; index for st CMP #0x05,	J(R7)	nter)
JCTXBUFx Bits 7-0								ADC10CTL0 &= ~ENC; // Configure the MUX channel to					if (b>=5&& do_thi				(	L do_that CMP #0x02,	K(R7)	
	buffer clears L	JCAxTXIFG. Th	e MSB of U	ICAXTXBUF is	not used for	ng to the transm r 7-bit data and	is reset.	ADC10CTL1 = CONSEQ_0 + ADC1 ADC10CTL0  = ENC + ADC10SC;	10SSEL_0 + A	DC10DIV_0 + SH	S_0 + (channel <<	: 12);	} else { do_that				J	NE do_that MP do_this		
7 IE2, Inter	errupt Enable R	egister 2		3	2	1	0	while ( (ADC10CTL0 & ADC10IFG	) == 0);	// Wait until	the conversion is	finished	}	,			do_that			
	2 75 11			1		rw-0	rw-0			C before retrieving surement value	me conversion fro	ли шетогу					do_this	MP done		
	<ol> <li>These bits may</li> <li>USCI_A0 trans</li> </ol>	smit interrupt	enable			r data sheet).		mainADC.c										IMD 1		
JCAORXIE Bit 0	0 Interrupt dis			1 Interrupt				#include <msp430g2553.h> #include "adc_msp.h"</msp430g2553.h>									done	MP done		
15.4.13 IFG2, Inte	0 Interrupt dis	sabled	_	1 Interrupt	enabled			#include "lcd_lib.h"					switch (myl- case a					CMP #a, &m NE sw_01	yByte	
7 6	6 5	4		3	2	1 UCA0TXIFG UC	O	void main(void) {  WDTCTL = WDTPW + WDTHOLD		ıdog			l	do_A; break;			(	CALL #do_A IMP sw_end	ı	
Bits 7-2	2 These bits ma	y be used by	ther modul	les (see the d	device-specific	rw-1 ic data sheet).	rw-0	lcd_init(); //initialize LCD	er .				case b	:			sw_01:	CMP #b, &n		
		smit interrupt	flag. UCA01	TXIFG is set w	when UCAOTX	KBUF is empty.		P1DIR = BIT6; send_cmd(0x0C); //disable the blinki	ng cursor	C → asm			l	do_B; break;			J	NE sw_def	,_,_	
JCAOTXIE Bit 1	USCI_A0 trans					BUF has receive	d a	while(1) { int x;		while(:1-2)	go_back CMI JEQ			do_D;			J	CALL #do_B IMP sw_end	ı	
	USCI_A0 trans  O No interrupt  USCI_A0 recei								annel 0 (P1.0)	while(i!=3)	CAL	.L #do_it		break;				CALL #do_D		
	USCI_A0 trans 0 No interrupt	racter.		1 Interrupt	pending			x=adc_measure(0); //use 0 for ch		T .			3							
ICAORXIE Bit 0	USCI_A0 trans O No interrupt USCI_A0 recei complete char O No interrupt	racter. t pending				iuested?		if(x>=512){ P1OUT  = BIT6;		do_it;	JMP done	go_back	}				sw_end:	MP sw_enc	1	
G.7 What	USCI_A0 trans O No interrupt USCI_A0 recei complete char O No interrupt	racter. t pending				juested?		if(x>=512){		do_it; }		go_back	inti;	n.: .			sw_end:	bss i, 2 ; 2 b	ytes global var	riable i
6.7 What  SP-2; PC→SP. SP-2; SR→SP	USCI_A0 trans 0 No interrupt USCI_A0 recei complete char 0 No interrupt at Happer	racter. t pending	an In	terrupt	t Is Req			if(x>=512){ PIOUT  = BIT6; } else { PIOUT &= ~BIT6; }		}	done do_it: CLR	R J(R7)	for(i=10; i>4				sw_end:	bss i, 2; 2 b nov.w #10,&i call #do_do	ytes global var	riable i
6.7 What SP-2; PC→SP. SP-2; SR→SP	USCI_A0 trans O No interrupt USCI_A0 recei complete char O No interrupt	racter. t pending	an In		t Is Req			if(x>=512){ P1OUT l= BIT6; } else { P1OUT &= ~BIT6; } delay_ms(250); gotoXy(0.0);		for(i=0; i<64;i++)	done do_it:  CLR go_back MO' CMI	R J(R7) V J(R7), R5 P #0x64, R5		t();			sw_end:	bss i, 2;2 b nov.w #10,&i	oytes global var	riable i
UCAOTXIE Bit 1  UCAOTXIE Bit 0  6.7 What  SP-2; PC→SP.  (a) Before	USCI_A0 trans 0 No interrupt USCI_A0 recei complete char 0 No interrupt at Happer	racter. t pending ns when	an In	(b) After ente	t Is Req	upt		if(x>=512){     PIOUT  = BIT6; } else {     PIOUT &= -BIT6; } delay_ms(250); gotoXy(0,0); write_int(x); write_string("Value");		}	done do_it:  CLR go_back MO' CMI JGE CAL	R J(R7) V J(R7), R5 P #0x64, R5 done LL #do_rep	for(i=10; i> { do_do delay( do_da	t(); ); sh();			sw_end:  r fl_ck: c	bss i, 2; 2 b nov.w #10,&i call #do_dc call #delay	oytes global var	riable i
6.7 What SP-2; PC→SP. SP-2; SR→SP	USCI_A0 trans 0 No interrupt USCI_A0 recei complete char 0 No interrupt at Happer	racter. t pending ns when	an In	(b) After ente	t Is Req			if(x>=512), PIOUT I= BIT6; ) else { PIOUT &= -BIT6; } delay_ms(250); gotoXy(0.0); write_int(x); write_inting("Value"); gotoXy(0, 1); // Move cursor to 2 write_int(x);		for(i=0; i<64;i++)	done do_it:  CLR go_back MO' CMI JGE CAI INC JMP	R J(R7) V J(R7), R5 P #0x64, R5 done LL #do_rep J(R7)	for(i=10; i>4 { do_do delay(	t(); ); sh();			sw_end:  I  ff_ck:  c  c  c  d  j	bss i, 2; 2 b nov.w #10,&i call #do_do call #delay call #do_da	oytes global var	riable i
6.7 What  SP-2, PC-SE, SP-2; SR-SSP (a) Before	USCI_A0 trans 0 No interrupt USCI_A0 recei complete char 0 No interrupt  at Happer	ns when	an In	(b) After ente	t Is Req	← SP	return	if(x>=51.2){ PIOUT I= BIT6; } clse { PIOUT &= ABIT6; } delay_ms(2.50); gotoXy(0.0); write_int(x); write_string(" Value"); gotoXy(0, 1); // Move cursor to 2		for(i=0; i<64;i++)	done do_it: CLR go_back MO' CMI JGE CAL INC JMP done	R J(R7) V J(R7), R5 P #0x64, R5 done LL #do_rep	for(i=10; i> { do_do delay( do_da	t(); ); sh();			sw_end:  fl_ck:  c  c  c  c	bss i, 2;2 b nov.w #10,&i all #do_do all #delay all #delay dec &i	oytes global var	riable i
6.7 What P-2; PC→SP. P-2; SR→SP (a) Before	USCI_A0 trans 0 No interrupt USCI_A0 recei complete char 0 No interrupt  at Happer	ns when	an In	(b) After ente	t Is Req	← SP	return	if(x>=512), PIOUT I= BIT6; ) else { PIOUT &= -BIT6; } delay_ms(250); gotoXy(0.0); write_int(x); write_inting("Value"); gotoXy(0, 1); // Move cursor to 2 write_int(x);		for(i=0; i<64;i++)	done do_it:  CLR go_back MO' CMI JGE CAI INC JMP	R J(R7) V J(R7), R5 P #0x64, R5 done LL #do_rep	for(i=10; i> { do_do delay( do_da	t(); ); sh();			sw_end:  I  ff_ck:  c  c  c  d  j	bss i, 2;2 b nov.w #10,&i all #do_do all #delay all #delay dec &i	oytes global var	riable i