

MSP430 Emulated Instructions

Mnemonic	Operation	Emulation	Description
Arithmetic Instructions			
ADC(B or .W) dst	dst+C→dst	ADDC(B or .W) #0,dst	Add carry to destination
DADC(B or .W) dst	dst+C→dst (decimally)	DADD(B or .W) #0,dst	Decimal add carry to destination
DEC(B or .W) dst	dst-1→dst	SUB(B or .W) #1,dst	Decrement destination
DECD(B or .W) dst	dst-2→dst	SUB(B or .W) #2,dst	Decrement destination twice
INC(B or .W) dst	dst+1→dst	ADD(B or .W) #1,dst	Increment destination
INCD(B or .W) dst	dst+2→dst	ADD(B or .W) #2,dst	Increment destination twice
SB(C or .W) dst	dst-0FFFFh+C→dst dst+0FFh→dst	SUBC(B or .W) #0,dst	Subtract source and borrow /NOT. carry from dest.

Mnemonic	Operation	Emulation	Description
----------	-----------	-----------	-------------

Logical and Register Control Instructions			
INV(B or .W) dst	.NOT.dst→dst	XOR(B or .W) #0(FF)FFh,dst	Invert bits in destination
RLA(B or .W) dst	C←MSB←MSB-1 LSB+1←LSB←0	ADD(B or .W) dst,dst	Rotate left arithmetically
RLC(B or .W) dst	C←MSB←MSB-1 LSB+1←LSB←C	ADDC(B or .W) dst,dst	Rotate left through carry
Program Flow Control			
BR dst	dst→PC	MOV dst,PC	Branch to destination
DINT	0→GIE	BIC #B,SR	Disable (general) interrupts
EINT	1→GIE	BIS #B,SR	Enable (general) interrupts
NOP	None	MOV #0,R3	No operation
RET	@SP→PC SP+2→SP	MOV @SP,PC	Return from subroutine

Mnemonic	Operation	Emulation	Description
Data Instructions			
CLR(B or W) dst	0→dst	MOV(B or W) #0,dst	Clear destination
CLRC	0→C	BIC #1,SR	Clear carry flag
CLRN	0→N	BIC #4,SR	Clear negative flag
CLRZ	0→Z	BIC #2,SR	Clear zero flag
POP(B or W) dst	@SP→temp SP+2→SP temp→dst	MOV(B or W) @SP+,dst	Pop byte/word from stack to destination
SETC	1→C	BIS #1,SR	Set carry flag
SETN	1→N	BIS #4,SR	Set negative flag
SETZ	1→Z	BIS #2,SR	Set zero flag
TST(B or W) dst	dst + 0FFFFh + 1 dst + 0FFFFh + 1	CMP(B or W) #0,dst	Test destination

[illegible]

* changes based on op
- not affected

	asm code O(0) = #?Z when source	machine code	opcode	source Reg	Ad [dest]	Rd [W]	An [C]	destination	*If NEEDED Additional Data 1	*If NEEDED Additional Data 2					
	mov.w R5, R6	4506	0 1 0 0 0	5	0 0 0 0 0		6	-	-	-					
	rldc.b R4, R8	5448	0 1 0 1 4	4	0 1 0 0 8		8	-	-	-					
	bit.w @R7, R12	B72C	1 0 1 1 7	7	0 0 0 1 0		C	-	-	-					
	bit.b @R7, R15	B76F	1 0 1 1 7	7	0 1 1 0 F		F	-	-	-					
	bic.b Z(R8), @R8	C808 0002 0000	1 1 0 0 0	8	1 1 0 1 8		8	0002		0000					
	bic.w Z(R8), @R7	D807 0002 0004	1 1 0 0 8	8	1 0 0 1 7		7								
	bit.w #0xAAAA, R11	D03B AAAA	1 1 0 1 0	0	0 0 0 1 1		B	AAAA							
	rra.b R10	114A	0 0 0 0 1	0001	0 1 0 0 A		A								
	rrc.b R11	100B	0 0 0 0 1	0000	0 0 0 0 B		B								
	jmp LABEL	3 [11xx xxxx]	0 0 0 1 1	11xx	x x x x	(offset - &inst. words)									
	cmp.R13, Z(R8)	90B8 0002	1 0 0 0 1	D	1 0 0 0 8		8	0002							
	jw LABEL	2 [0xxx xxxx]	0 0 0 1 0	00xx	x x x x	(offset - &inst. words)									
	rlas.b R10	AAAB													
	add.b R10, R10	⬇️(emulated code)⬆️	0 1 0 0 1	A	0 1 0 0 A		A								
	rlc.w R11	600B													
	oddc.w R11, R11	⬇️(emulated code)⬆️	0 1 1 0 0	B	0 0 0 0 B		B								
	inc.w R10	E33A													
	xor.w #0xFFFF, R10	⬇️(emulated code)⬆️	1 1 1 1 0	3	0 0 0 1 1		A								
	inc.w R11	531B													
	add.w @#0000, R11	⬇️(emulated code)⬆️	0 1 0 1 1	3	0 0 0 0 1		B								
SR BIT	After the operation is complete, the SR bits are set based on these conditions														
	overflow: "signed" overflow - leading digit (MSB) switched from (+) to (-) or from (-) to (+)														
	examples in binary														
V		add.w 0100 0000 0000 0000 +0111 0100 0010 1011 1011 0100 0010 1011	inc.w 0111 1111 1111 1111 1000 0000 0000 0000	incd.b 0111 1110 0000 0000 1000 0000	add.b 1011 0000 1000 1000 0000 0000 1011 0000	+									
	Negative: The leading digit (MSB) is 1 - the number "negative" if you are using signed numbers														
	examples in binary														
N		cmp.w 0000 0100 0101 0101 1111 1100 1110 0000 1111 1111 0011 0101	inv.w 0101 0000 1111 1010 1010 1111 0000 0101	dec.b 0000 0000 0000 0000 0000 0000 1111 1111	sub.b 0000 0101 0000 0111 0000 0000 1111 1111	-									
	Zero: All the bits are 0														
	examples in binary														
Z		sub.w 0000 0010 0101 0101 -0000 0101 0101 0101 0000 0000 0000 0000	rra.w 0000 0000 0000 0001 0000 0000 0000 0000	and.b 1010 1010 0101 0101 0000 0000 0000 0000	xor.b 0010 1101 0010 1101 0000 0000 0000 0000										
	Carry: "unsigned" overflow - there was not enough space - a digit got knocked off either end														
	examples in binary														
C		add.w 1000 0000 0000 0000 1000 0000 0000 0001 (1) 0000 0000 0000 0001	rra.w 0000 0100 0000 0001 0000 0010 0000 0000 (1)	rlc.b 0000 0000 1000 0010 0000 0000 0000 0000 (1)	rrc.b 0000 0000 1101 1011 0000 0000 0110 1101 (1)										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Low Power Modes

SCG0	SCG0	OSCOFF	CPUOFF	Mode	CPU and Clocks Status		
0	0	0	0	Active	CPU is active, all enabled clocks are active		
0	0	0	1	LPM0	CPU, MCLK are disabled. SMCLK, ACLK are active		
0	1	0	1	LPM1	CPU, MCLK are disabled. DCO and DC generator are disabled if the DCO is not used for SMCLK. ACLK is active.		
1	0	0	1	LPM2	CPU, MCLK, SMCLK, DCO are disabled. DC generator remains enabled. ACLK is active.		
1	1	0	1	LPM3	CPU, MCLK, SMCLK, DCO are disabled. DC generator disabled. ACLK is active.		
1	1	1	1	LPM4	CPU and all clocks are disabled.		

Table 15-4. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0

BRCLK Frequency [Hz]	Baud Rate [Baud]	UCBRx	UCBR5x	UCBRF5x	Maximum TX Error [%]	Maximum RX Error [%]
1,000,000	9600	104	1	0	-0.5	0.6
1,000,000	19200	52	0	0	-1.8	0
1,000,000	38400	26	0	0	-1.8	0
1,000,000	56000	17	7	0	-4.8	0.8
1,000,000	115200	8	6	0	-7.8	6.4
1,000,000	128000	7	7	0	-10.4	6.4
1,000,000	256000	3	7	0	-29.5	0

Table 15-5. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 1

BRCLK Frequency [Hz]	Baud Rate [Baud]	UCBRx	UCBR5x	UCBRF5x	Maximum TX Error [%]	Maximum RX Error [%]
1,000,000	9600	6	0	8	-1.8	0
1,000,000	19200	3	0	4	-1.8	0
1,000,000	57600	1	7	0	-34.4	0

15.4.1 UCAXCTL0, USCI_Ax Control Register 0

UCPEN	UCPAR	UCMSB	UCTBIT	UCSPB	UCMODEx	UCSYNC
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

UCPEN Bit 7 *Parity enable.*
0 Parity disabled.
1 Parity enabled. Parity bit is generated (UCAXTXD) and expected (UCAXRXD). In address-bit multiprocessor mode, the address bit is included in the parity calculation.

UCPAR Bit 6 *Parity select. UCPR is not used when parity is disabled.*
0 Odd parity.
1 MSB first select. Controls the direction of the receive and transmit shift register.

UCMSB Bit 5 *LSB first.*
0 LSB first.
1 MSB first.

UCTBIT Bit 4 *Character length. Selects 7-bit or 8-bit character length.*
0 8-bit data.
1 7-bit data.

UCSPB Bit 3 *Stop bit select. Number of stop bits.*
0 One stop bit.
1 Two stop bits.

UCMODEx Bits 2-1 *USCI mode. The UCMODEx bits select the asynchronous mode when UCSYNC = 0.*
00 UART mode.
01 Idle-line multiprocessor mode.
10 Address-bit multiprocessor mode.
11 UART mode with automatic baud rate detection.

UCSYNC Bit 0 *Synchronous mode enable.*
0 Asynchronous mode.
1 Synchronous mode.

15.4.2 UCAXCTL1, USCI_Ax Control Register 1

UCSELx	UCRXIE	UCBKIE	UCODRM	UCTXADDR	UCTXBRK	UCSWRST
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

UCSELx Bits 7-6 *USCI clock source select. These bits select the BRCLK source clock.*
00 UCLK.
01 ACLK.
11 SMCLK.

UCRXIE Bit 5 *Receive erroneous-character interrupt enable.*
0 Erroneous characters rejected and UCAXRXIFG is not set.
1 Erroneous characters received will set UCAXRXIFG.

UCBKIE Bit 4 *Receive break character interrupt enable.*
0 Received break characters do not set UCAXRXIFG.
1 Received break characters set UCAXRXIFG.

UCODRM Bit 3 *Dormant. Puts USCI into sleep mode.*
0 Not dormant. All received characters will set UCAXRXIFG.
1 Dormant. Only characters that are preceded by an idle-line or with address bit will set UCAXRXIFG. In UART mode with automatic baud rate detection only the combination of a break and synch field will set UCAXRXIFG.

UCTXADDR Bit 2 *Transmit address. Next frame to be transmitted will be marked as address depending on the selected multiprocessor mode.*
0 Next frame transmitted is data.
1 Next frame transmitted is an address.

UCTXBRK Bit 1 *Transmit break. Transmits a break with the next write to the transmit buffer. In UART mode with automatic baud rate detection 05h must be written into UCAXTXBUF to generate the required break/synch fields. Otherwise 0h must be written into the transmit buffer.*
0 Next frame transmitted is not a break.
1 Next frame transmitted is a break or a break/synch.

UCSWRST Bit 0 *Software reset enable.*
0 Disabled. USCI reset released for operation.
1 Enabled. USCI logic held in reset state.

15.4.3 UCAXBRO, USCI_Ax Baud Rate Control Register 0

15.4.4 UCAXBRI, USCI_Ax Baud Rate Control Register 1

UCBRx
rw-0

UCBRx 7-0 Clock prescaler setting of the Baud rate generator. The 16-bit value of (UCAXBRO + UCAXBRI * 256) forms the prescaler value.

15.4.5 UCAXMCTL, USCI_Ax Modulation Control Register

UCBRF5x	UCBR5x	UCOS16
rw-0	rw-0	rw-0

UCBRF5x Bits 7-4 *First modulation stage select. These bits determine the modulation pattern for BITCLK16 when UCOS16 = 1. Ignored when UCOS16 = 0. Table 15-3 shows the modulation pattern.*

UCBR5x Bits 3-1 *Second modulation stage select. These bits determine the modulation pattern for BITCLK. Table 15-2 shows the modulation pattern.*

UCOS16 Bit 0 *Oversampling mode enabled.*
0 Disabled.
1 Enabled.

15.4.7 UCAXRXBUF, USCI_Ax Receive Buffer Register

UCRXBUFx
rw

UCRXBUFx Bits 7-0 *The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCAXRXBUF resets the receive-error bits, the UCADDR or UCIDLE bit, and UCAXRXIFG. In 7-bit data mode, UCAXRXBUF is LSB justified and the MSB is always reset.*

15.4.8 UCAXTXBUF, USCI_Ax Transmit Buffer Register

UCTXBUFx
rw

UCTXBUFx Bits 7-0 *The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted on UCAXTXD. Writing to the transmit data buffer clears UCAXTXIFG. The MSB of UCAXTXBUF is not used for 7-bit data and is reset.*

15.4.12 IE2, Interrupt Enable Register 2

UCA0TXIE	UCA0RXIE
rw-0	rw-0

Bits 7-2 *These bits may be used by other modules (see the device-specific data sheet).*

UCA0TXIE Bit 1 *USCI_A0 transmit interrupt enable.*
0 Interrupt disabled.
1 Interrupt enabled.

UCA0RXIE Bit 0 *USCI_A0 receive interrupt enable.*
0 Interrupt disabled.
1 Interrupt enabled.

15.4.13 IFG2, Interrupt Flag Register 2

UCA0TXIFG	UCA0RXIFG
rw-0	rw-0

Bits 7-2 *These bits may be used by other modules (see the device-specific data sheet).*

UCA0TXIE Bit 1 *USCI_A0 transmit interrupt flag. UCA0TXIFG is set when UCA0TXBUF is empty.*
0 No interrupt pending.
1 Interrupt pending.

UCA0RXIE Bit 0 *USCI_A0 receive interrupt flag. UCA0RXIFG is set when UCA0RXBUF has received a complete character.*
0 No interrupt pending.
1 Interrupt pending.

6.7 What Happens when an Interrupt Is Requested?

SP-2; PC → SP

SP-2; SR → SP



Figure 6.5: Stack before and after entering an interrupt service routine. The return address (PC) and status register (SR) have been saved, with SR on the top of the stack.

Serial_MSP.c

```
void serial_init(void) {
    PSEL = 0x04;
    PSELSEL = 0x04;
    UCA0CTL1 |= UCSWRST;
    UCA0CTL0 = 0x00;
    UCA0CTL1 |= 0x00;
    UCA0ABR0 = 104;
    UCA0MCTL = 0x02;
    IE2 = 0x00;
    UCA0CTL1 &= ~UCSWRST;

    // Select UART as the pin function
    // Disable UART module for configuration
    // No parity, LSB first, 8-bit data, 1 stop bit, UART, Asynchronous
    // SMCLK source, keep in reset state
    // 9600 Baud rate - Assumes 1 MHz clocks (1000000 / 9600 = 104)
    // 2nd Stage modulation = 1, Oversampling off
    // Interrupts disabled
    // Enable UART module

    while (!IFG2 & UCA0TXIFG);
    UCA0TXBUF = c;

    // Wait until the transmit buffer is empty
    // Send the character through the Xmit buffer

    void clock_init(void) {
        DCOCTL = 0x00;
        BCSCTL1 = CALBC1_1MHZ;
        DCOCTL = CALDCO_1MHZ;

    // Calibrate to 1 MHz

    #include <msp430g2553.h>
    #include "serial_msp.h"
    void main(void) {
        WDTCTL = WDTHOLD + WDTPW;
        PIDIR |= BIT0 + BIT6;
        POUT0 &= ~(BIT0 + BIT6);
        POUT1 &= ~(BIT0 + BIT1 + BIT2);
        clock_init();
        serial_init();
        while(1) {
            if ((P2IN & BIT2) == BIT2) {
                serial_charTX('r');
                POUT1 |= (BIT0 + BIT6);
                _delay_cycles(1000000);

            }
            if ((P2IN & BIT1) == BIT1) {
                serial_charTX('i');
                POUT1 |= BIT6;
                POUT0 &= ~BIT0;
                _delay_cycles(1000000);

            }
            if ((P2IN & BIT0) == BIT0) {
                serial_charTX('d');
                POUT1 |= BIT0;
                POUT0 &= ~BIT6;
                _delay_cycles(1000000);

            } else {
                POUT0 &= ~(BIT0 + BIT6);
            }
        }
    }
}
```

Serial_MSP Interrupt.c

```
void serial_int_interv(void) {
    PSEL = 0x02;
    PSEL2 = 0x02;
    UCA0CTL1 |= UCSWRST;
    UCA0CTL0 = 0x00;
    UCA0CTL1 |= 0x00;
    UCA0ABR0 = 104;
    UCA0MCTL = 0x02;
    UCA0CTL1 &= ~UCSWRST;

    // Disable UART module for configuration
    // No parity, LSB first, 8-bit data, 1 stop bit, UART, Asynchronous
    // SMCLK source, keep in reset state
    // 9600 Baud rate - Assumes 1 MHz clock
    // 2nd Stage modulation = 1, Oversampling off
    // Enable UART module

    char serial_charRX(void) {
        while (!IFG2 & UCA0RXIFG);
        return UCA0RXBUF;

        // Wait until a character has been received
        // Return received character

        void clock_init(void) {
            DCOCTL = 0x00;
            BCSCTL1 = CALBC1_1MHZ;
            DCOCTL = CALDCO_1MHZ;

        // Calibrate to 1 MHz

        BCSCTL1 = XT2OFF + DIVA_0;
        BCSCTL3 = XT2S_0 + LFX1T5_2 + XCAP_1;

        }

    #include <msp430g2553.h>
    #include "Serial_MSP_Interrupt.h"
    void main(void) {
        WDTCTL = WDTHOLD + WDTPW;
        PIDIR |= BIT0 + BIT6;
        POUT0 &= ~(BIT0 + BIT6);
        clock_init();
        serial_int_interv();
        IFG2 &= ~UCA0RXIFG;
        IE2 |= UCA0RXIE;
        _bis_SR_register(GIE);
        while(1) {

    #pragma vector = USCIABORX_VECTOR //interrupt vector routine
    __interrupt void RX_Function(void) {
        char c;
        while (!IFG2 & UCA0RXIFG); // This should make the CPU wait since the flag should be set already
        c = UCA0RXBUF;
        switch(c) {
            case 'r':
                POUT1 |= (BIT0 + BIT6);
                break;
            case 'i':
                POUT1 |= BIT6;
                POUT0 &= ~BIT0;
                break;
            case 'd':
                POUT1 |= BIT0;
                POUT0 &= ~BIT6;
                break;
            default:
                POUT0 &= ~(BIT0 + BIT6);
                break;
        }
    }
}
```

ADC_MSP.c

```
void adc_init() {
    // Initialize ADC
    PIDIR = 0x0001;
    ADC10CTL0 = ADC10ON + ADC10SHT_0 + SREF_0; // configure ADC module
    ADC10CTL1 = CONSEQ_0 + ADC10SSEL_0 + ADC10DIV_0 + SHS_0 + INCH_0;
    ADC10A0E = 0x0001; // Enable analog function in pins

    // Set pins as inputs
    // Disable ADC
    // Enable ADC and start conversion
    // Wait until the conversion is finished
    // Disable ADC before retrieving the conversion from memory
    // Return measurement value

    int adc_measureAll(void) {
        return (adc_measure(X_AXIS) + adc_measure(Y_AXIS) + adc_measure(Z_AXIS));

    // Return sum of all ADC channels

    int adc_measure(int channel) {
        ADC10CTL0 &= ~ENC;
        // Configure the MUX channel to sample
        // 0 - ADC10SSEL_0 + ADC10DIV_0 + SHS_0 + (channel << 12);
        ADC10CTL0 = ENC + ADC10SSEL_0; // Enable ADC and start conversion
        while ((ADC10CTL0 & ADC10IFG) == 0);
        // Wait until the conversion is finished
        ADC10CTL0 &= ~ENC;
        // Disable ADC before retrieving the conversion from memory
        return ADC10MEM;
        // Return measurement value

    #include <msp430g2553.h>
    #include "adc_msp.h"
    #include "led_lib.h"
    void main(void) {
        WDTCTL = WDTPW + WDTHOLD; // Stop Watchdog
        adc_init(); //initialize A to D converter
        led_init(); //initialize LCD
        PIDIR |= BIT6;
        send_cand0x0C(); //disable the blinking cursor
        while(1) {
            int x;
            x=adc_measure(0); //use 0 for channel 0 (P1.0)
            if(x==512){
                POUT1 |= BIT6;
            }
            POUT0 &= ~BIT6;
            delay_ms(250);
            gotoxy(0,0);
            write_int(x);
            write_string(" Value");
            gotoxy(0, 1); // Move cursor to 2nd row
            write_int(x);
            write_string(" Value");
        }
    }
}
```

mainADC.c

```
#include <msp430g2553.h>
#include "adc_msp.h"
#include "led_lib.h"
void main(void) {
    WDTCTL = WDTPW + WDTHOLD; // Stop Watchdog
    adc_init(); //initialize A to D converter
    led_init(); //initialize LCD
    PIDIR |= BIT6;
    send_cand0x0C(); //disable the blinking cursor
    while(1) {
        int x;
        x=adc_measure(0); //use 0 for channel 0 (P1.0)
        if(x==512){
            POUT1 |= BIT6;
        }
        POUT0 &= ~BIT6;
        delay_ms(250);
        gotoxy(0,0);
        write_int(x);
        write_string(" Value");
        gotoxy(0, 1); // Move cursor to 2nd row
        write_int(x);
        write_string(" Value");
    }
}
```

22.3.1 ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8
SREFx	ADC10SHTx	ADC10SR	REFOUT	REFBURST			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
MSC	REF5V	REFON	ADC10ON	ADC10IE	ADC10IFG	ENC	ADC10ISC
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

Can be modified only when ENC = 0

SREFx Bits 15-13 Select reference.
000 $V_{REF} = V_{CC}$ and $V_{IN} = V_{CC}$
001 $V_{REF} = V_{AUX2}$ and $V_{IN} = V_{AUX2}$. Devices with V_{AUX2} pins only.
010 $V_{IN} = V_{AUX2}$ and $V_{REF} = V_{CC}$. Devices with V_{AUX2} pins only.
011 $V_{IN} = V_{CC}$ and $V_{REF} = V_{AUX2}$. Devices with V_{AUX2} pins only.
100 $V_{REF} = V_{AUX2}$ and $V_{IN} = V_{AUX2}$. Devices with V_{AUX2} pins only.
101 $V_{REF} = V_{AUX2}$ and $V_{IN} = V_{AUX2}$. Devices with V_{AUX2} pins only.
110 $V_{IN} = V_{AUX2}$ and $V_{REF} = V_{AUX2}$. Devices with V_{AUX2} pins only.
111 $V_{IN} = V_{AUX2}$ and $V_{REF} = V_{AUX2}$. Devices with V_{AUX2} pins only.

ADC10SHTx Bits 12-11 ADC10 sample-and-hold time
00 4 * ADC10CLKs
01 8 * ADC10CLKs
10 16 * ADC10CLKs
11 64 * ADC10CLKs

ADC10SR Bit 10 ADC10 sampling rate. This bit selects the reference buffer drive capability for the maximum sampling rate. Setting ADC10SR reduces the current consumption of the reference buffer.
0 Reference buffer supports up to ~200 kbps
1 Reference buffer supports up to ~50 kbps

REFOUT Bit 9 Reference output
0 Reference output off
1 Reference output on. Devices with V_{AUX2} / V_{AUX3} pins only.

REFBURST Bit 8 Reference burst
0 Reference buffer on continuously
1 Reference buffer on only during sample-and-conversion

MSC Bit 7 Multiple sample and conversion. Valid only for sequence or repeated modes.
0 The sampling requires a rising edge of the SH1 signal to trigger each sample-and-conversion.
1 The first rising edge of the SH1 signal triggers the sampling time, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed

REF2.5V Bit 6 Reference-generator voltage. REFON must also be set.
0 1.5 V
1 2.5 V

REFON Bit 5 Reference generator on
0 Reference off
1 Reference on

ADC10ON Bit 4 ADC10 on
0 ADC10 off
1 ADC10 on

ADC10IE Bit 3 ADC10 interrupt enable
0 Interrupt disabled
1 Interrupt enabled

ADC10IFG Bit 2 ADC10 interrupt flag. This bit is set if ADC10MEM is loaded with a conversion result. It is automatically reset when the interrupt request is accepted, or it may be reset by software. When using the DTC this flag is set when a block of transfers is completed.
0 No interrupt pending
1 Interrupt pending

ENC Bit 1 Enable conversion
0 ADC10 disabled
1 ADC10 enabled

ADC10SC Bit 0 Start conversion. Software-controlled sample-and-conversion start. ADC10SC and ENC may be set together with one instruction. ADC10ISC is reset automatically.
0 No sample-and-conversion start
1 Start sample-and-conversion

22.3.2 ADC10CTL1, ADC10 Control Register 1

15	14	13	12	11	10	9	8
INCHx	SHSx	ADC10DF	ISSH				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
ADC10V0x	ADC10SSELx	CONSEQx	ADC10BUSY				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

Can be modified only when ENC = 0

INCHx Bits 15-12 Input channel select. These bits select the channel for a single-conversion or the highest channel for a sequence of conversions. Only available ADC channels should be selected. See device specific datasheet.
0000 A0
0001 A1
0010 A2
0011 A3
0100 A4
0101 A5
0110 A6
0111 A7
1000 V_{AUX2}
1001 V_{AUX3}
1010 Temperature sensor
1011 $(V_{CC} - V_{A0}) / 2$. A12 on MSP430F220x devices
1100 $(V_{CC} - V_{A0}) / 2$. A13 on MSP430F220x devices
1110 $(V_{CC} - V_{A0}) / 2$. A14 on MSP430F220x devices
1111 $(V_{CC} - V_{A0}) / 2$. A15 on MSP430F220x devices

SHSx Bits 11-10 Sample-and-hold source select.
00 ADC10SC bit
01 Timer_A.OUT1
010 Timer_A.OUT1
011 Timer_A.OUT1
11 Timer_A.OUT2 (Timer_A.OUT1 on MSP430F20x0, MSP430G2x01, and MSP430G2x02 devices)

ADC10DF Bit 9 ADC10 data format
0 Straight binary
1 2's complement

ISSH Bit 8 Invert signal sample-and-hold
0 The sample-input signal is not inverted.
1 The sample-input signal is inverted.

ADC10DIVx Bits 7-5 ADC10 clock divider
000 /1
001 /2
010 /3
011 /4
100 /5
101 /6
110 /7
111 /8

ADC10SSELx Bits 4-3 ADC10 clock source select
00 ADC10OSC
01 ACLK
10 MCLK
11 SMCLK

CONSEQx Bits 2-1 Conversion sequence mode select
00 Single-channel-single-conversion
01 Sequence-of-channels
10 Repeat-single-channel
11 Repeat-sequence-of-channels

ADC10BUSY Bit 0 ADC10 busy. This bit indicates an active sample or conversion operation
0 No operation is active.
1 A sequence, sample, or conversion is active.

^(*) Timer triggers are from Timer0_Ax if more than one timer module exists on the device.

C → asm:

```
if (b>=5&&c==2) {
    do_this;
} else {
    do_that;
}

do_this
...
JMP done

do_that
...
JMP done

done
...
JMP done
```

switch (myByte) {

```
case a:
    do_A;
    break;

case b:
    do_B;
    break;

default:
    do_D;
    break;

}

switch (myByte) {
    case a:
        do_A;
        break;
    case b:
        do_B;
        break;
    default:
        do_D;
        break;
}
```

int i;

```
for(i=10; i>0; i--)
{
    do_dot();
    delay();
    do_dash();
    delay();
}

for(i=0; i<64;i++)
{
    do_rep;
}

do_rep;
...
do_rep;
```

C → asm:

```
go_back CMP #0x03, J(R7)
JEQ done
CALL #do_it
JMP go_back

while(i!=3)
{
    do_it;
}

do_rep;
...
do_rep;
```

C → asm:

```
CLR J(R7)
MOV J(R7), R5
CMP #0x64, R5
JGE done
CALL #do_rep
INC J(R7)
JMP go_back

do_rep;
...
do_rep;
```

C → asm:

```
do_dot();
delay();
do_dash();
delay();

do_rep;
...
do_rep;
```

int i;

```
for(i=10; i>0; i--)
{
    do_dot();
    call #do_dot
    call #do_dash
    call #do_dash
    dec R5
    jnz flck

    for_done;
}
```