Buydens Sam

r0884392

October 5, 2025

Thesis planning

Since most of my thesis was done during the first year there are fewer things that need to be done and so it will not take as much time. Right now the calibration algorithm still needs to be applied to the SAR-adc which is already made in cadence and tested. This is already implemented in Verilog but could hold more bugs.

Timeline:

Date	**activity**
31 October	Full mixed signal system working in cadence
10 November	Further adjustments of the system/ more data graphs made
30 November	Thesis text written