

Evolution of processors:

1974 -	4004 - 4bit Intel	} 1st generation Processors
1976 -	8008 - 8bit "	
1978 -	8085 - 8bit "	
1979 -	8086 20bit "	} 2nd generation Processors
	80386 32bit "	
	80486 32bit "	
	8051 16bit "	
	ARM 32bit "	
	Cortex 64bit	

- There were few drawbacks in the 1st generation processors given by
- less addressing capability
- less number of registers
- less powerful ALU
- low speed of execution
- These drawbacks are overcome by 2nd generation

tion processors whose addressing capability is more, more no. of registers, more powerful to perform Arithmetic & Logic Operations & high Speed of execution.

Note:- processor is core of the embedded system

Micro processor:

→ In micro processor only small amount of memory is used when compared to the total memory that is why the name micro processor come into existence.

8086 MP:

→ It is a 20bit processor Out Of which only 16 bits are used effectively for addressing capability.

→ The memory mapping Of 8086 MP is given by

$$\rightarrow 20\text{bit MP} = 2^{20} = 1\text{MB}$$

$$\rightarrow \text{effectively used } 16\text{ bits} \Rightarrow 2^{16} = 64\text{KB}$$

$$= 2^{10} \times 2^6$$


$$\Rightarrow 1\text{KB} \times 64 = 64\text{KB}$$

$$2^{20} = 2^4 \times 2^{16}$$

$$= 16 \times 64\text{ KB}$$


$$\Rightarrow \boxed{1\text{MB} = 16 \times 64\text{ KB}}$$

Memory Organisation:



f. $FFFF\text{H}$

$FFFF\text{H} = 1111\ 1111\ 1111\ 1111$




Memory mapping ↑

Note: 1 byte = 8 bits

1 word = 2 bytes
= 16 bits

1 nibble = 4 bits

→ Architecture of 8086 up



→ 8086 CPU is divided into two units given by

1. Bus interface unit (or) Hardware unit

2. Execution unit (or) Software unit

→ BIU is used to establish the connection between processors & peripherals by means of two buses given by Address bus & databus.

- Execution Unit (EU) is used to execute given program by means of ALU.
- The BIU Comprises of 4 segment registers of 16-bit given by 1, code Segment Register (CS), It is used to store the OP-code (Operational code) of the program.
- 2, Data Segment Register (DS) : It is used to store the data of the given program.
- 3) Stack Segment Register (SS) : Important data is stored in Stack Segment register & whenever CPU wants to retrieve the data it can retrieve the data from Stack Segment.
- 4) Extra Segment Register (ES) : When data segment is fully filled with the data then extra data is stored in extra data segment.
- Instruction pointer (IP) is a 16 bit register which is used to fetch the starting address of the program.

→ The dec
Assembly
Language
code).

→ The
Notes
3 Step
1, let

Program
year
of


→ In
& rem
but
makes

→ The decoding ckt is used to convert the Assembly level language to machine level language comprising of 0's & 1's (operational code).

→ The execution is performed by ALU

Note: Every instruction is a combination of 3 steps:

1, fetching 2, Decoding 3, Execution.




→ In 8085 there is no 6 byte Queue & remaining architecture remains same but in 8086 the presence of 6 byte Queue makes multi tasking Operations.

Note:

- In 8085 instruction pointer (IP) remains idle until & unless decoding & execution is completed.
- In 8086 IP does not remain idle but instead fetches the address data & puts into 6 byte queue.
- In 8086 MP architecture advance conversion mechanism is responsible for demultiplexing the address bus, data bus & status bus in order to reduce the complexity of the processor.
- 8086 MP is a 20 bit address & 16 bit data.

$A_{D_0} - A_{D_{15}}$



Multiplexed address data bus

Demultiplexing

$\equiv A_0 - A_{15}$

$\equiv D_0 - D_{15}$

$$A_{16}/S_3 - A_{19}/S_6 \rightarrow \begin{array}{c} \text{---} \\ \diagup \quad \diagdown \\ \text{---} \end{array}$$

Multiplexed address & status bus

 = $A_{16} - A_{19}$ (Address bus)

 = $S_3 - S_6$ (status bus)

→ In execution unit there are various components given by

→ Decoder

→ Timing & control clk

→ ALU

→ Flag

→ General purpose & Index register.

Register Organisation Of 8086 CPU

→ It has general purpose & Special purpose registers which are 16 bit registers.

→ General purpose registers which are used for holding data, variables & intermediate results whereas special purpose registers are used for indirect addressing.

Register organisation of 8086			
AX	AH	AL	SP
BX	BH	BL	BP
CX	CH	CL	SI
DX	DH	DL	DI

General purpose
Register (16-bit)

Index & Pointer
Registers (16-bit)

Note: The Registers can be used either 16-bit or 8-bit

for example

AX is called as accumulator Since the results are stored in accumulator.

→ All the Operations are performed from right to left.

→ SI & DI are called as index registers, SI - Source index which is used at i/p. DI - Destination index which is used at o/p.

→ SP → Stack Pointer which is used to point the top of the stack.

→ BP - Base pointer which is used to point the base address

ALU:

It performs various arithmetic operations like addition, subtraction, multiplication & division.

It performs various logical operations like OR, AND, NAND, NOR, EX-OR, EX-NOR, NOT etc.

Timing & control crt:

→ 8086 IEP is available in plastic package (or) dual in package (DIP) & is a 40 pin IC. Out of that 40 pins two pins are allotted for crystal oscillators for providing clock frequency to the processor.

→ IEP is available in 5MHz, 8MHz, 10MHz clock frequencies.

Flag register:

→ Flag register is of 16 bit register & flag register is used to show the results of the Arithmetic operations being performed.

→ It has brought two types of flags given by 1, status flags 2, control flags.

Flag register Of 8086 CPU:

15	14	13	12	11	10	9	8	F	6	5	4	3	2	1	0
X	X	X	X	0	D	I	T	S	Z	X	-Ac	X	P	X	CY

status flags

CY - carry flag

P - parity flag

AC - Auxiliary Carry flag → D - Directional flag

Z - zero flag

S - sign flag

O - overflow flag

control flags

→ T - Trap flag

→ I - Interrupt flag

→ D - Directional flag

→ Z - zero flag

→ S - sign flag

→ O - overflow flag

carry flag:

→ This flag is said when there is a carry generated from the 7th bit (or) MSB (or) otherwise Reset.

7th bit (MSB)	0th bit (LSB)
1 000	0 100
0 001	0 100
<hr/>	

CY = 0 (Reset)

Flags given

$$\begin{array}{r} 1000 \quad 0100 \\ 1001 \quad 0100 \\ \hline 0001 \quad 1000 \\ \text{cy} = 1 \quad (\text{set.}) \end{array}$$

z	x	0
P	X	cy

Flags

Flag

zpt flag

nat flag

zero flag:

If the result of the computation is zero then zero flag is 'Set' otherwise Reset.

parity flag:

If in the results of the computation there are even no. of one's then parity flag is Set otherwise Reset.

$$P \neq 1$$

Sign flag: If the result of the computation has MSB=1 then it is a negative number & if MSB=0 then it is a +ve number.

$$\text{MSB}=1 \quad (-\text{ve})$$

$$\text{MSB}=0 \quad (+\text{ve})$$

Auxiliary carry flag: If the carry is generated from the nibble (from 3rd bit to 4th bit) then auxiliary carry is set otherwise Reset.

en:

$$\begin{array}{r}
 \text{1000} \\
 + \text{0000} \\
 \hline
 \text{1001}
 \end{array}
 \quad
 \begin{array}{r}
 \text{1000} \\
 + \text{1100} \\
 \hline
 \text{0100}
 \end{array}$$

$AC = 1$ (set)

Overflow flag:

This flag is Set if the result of the magnitude is greater than 255 then overflow flag is set otherwise reset.

$$> 255 \text{ or } ov = \text{set} = 1.$$

Control flags:

→ control flags are also called as Machine flags which are executed by the machine.

Trap flag:-

This flag is set when there is a Single Step debugging Otherwise reset.

Interrupt flag:

$$T = 1 = \text{set}$$

single step debugging

This flag is Set when Maskable Interrupts are recognized Otherwise reset.

There are two types of interrupt 1) Maskable

$$I = 1 = \text{set maskable interrupts recognized.}$$

Interrupts (least priority) 2) Non maskable interrupt

(highest priority).

Directional flag: This flag is set when auto increment is done & this flag is reset when auto decrement is done.

D = 1 = set

auto increment

D = 0 = Reset

auto decrement

→ Interrupt of 8086 up:

An interrupt is a sudden halt in a given program.

→ In 8086 up there are a total of 256 interrupts & each interrupt is executed by going to its respective capital ISR (Interrupt Service Routine) address}

→ The ISR address of each interrupt is of 4-bit & thus the total 256 interrupts consume $256 \times 4 = 1024 = 2^{10} = 1\text{KB}$

→ Out of 256 interrupts 8 interrupts are hardware interrupts & remaining interrupts are software interrupts.

→ Hardware interrupt are the interrupts generated by the peripherals whereas Software interrupt are generated by the programmer himself for debugging Purpose.

→ NOP (No operation) is an example of software interrupt.

→ The interrupts are also classified into two types based on their priorities.

- (1) Maskable interrupt which has least priority
- & (2) Non Maskable interrupt which has highest Priority.

Note:

Trap is a example of NMI (non maskable Interrupt).


→ The interrupts are executed based on their priorities by going to its respective ISR address

→ The program, which is being generated before the execution of interrupt is stored in PSW (Program Status Word). And next byte of the


instruction that has to be executed after
the completion of interrupt is stored in 'PC'
(program counter).

→ Both these 'PSW' & 'PC' are stored in Stack
Segment.


→ Important data will be stored in Stack
Segment & whenever CPU wants to retrieve
the data it can retrieve the data from
the Stack Segment.



$$\begin{aligned} \text{IR address} &= 256 \times 4 = 1024 \\ &= 2^{10} = 1 \text{ KB} \end{aligned}$$




$PSW \neq PC = SS$



Signal

description of microprocessor 8086 :-




→ The pins of 8086 up are broadly categorized into '3' categories. 1, common pins & minimum mode pins & 3, Maximum mode pins.

b) Common pins: These pins are common to both minimum mode pins & maximum mode pins given by " A_{D₀} - A_{D₁₅}" .

→ It is a multiplexed Address Data bus Comprising of 16-bit address (A₀-A₁₅) & 16-bit data (D₀-D₁₅).


Note: The concept of multiplexed bus is used to reduce complexity.



— A₀ - A₁₅

— D₀ - D₁₅

2) A₁₆ / S₃ - A₁₉ / S₆



A₁₆ - A₁₉

S₃ - S₆

S ₄	S ₃	Indication
0	0	Alternate data / extra data
0	1	stack data
1	0	code data
1	1	data

3, GND & V_{cc}:

There are two ground pins & external voltage of 5V is applied to run IC.

4) NMI: It is a non-maskable level triggered interrupt which has got highest priority

5, INTR: (Interrupt request): This pin is used to access the level triggered maskable interrupts which has least priority.

6, clock: crystal oscillators are used to provide the clock frequency to the processor in the range of 8MHz, 5MHz & 10MHz &

Expt	No	Indication
0	0	whole wind
0	1	upper left
1	0	lower left
1	1	None

9, RD: If this pin is active low reading operation is performed by CPU from the peripherals.

→ reading operation is similar to receive operation.

10, Test Pin: This pin is actively used to test whether the processor is working properly or not by introducing wait states.

11, READY: This pin is used to indicate the processor to make the execution ready for its operation.

12 RESET: This pin makes the processor to start its operation from the beginning.

Note: The time period of execution of instruction in μs is measured in machine cycles.


$$1 \text{ Machine Cycle} = 4 \text{ Tstates}$$

during T_1 , Tstate fetching operation is done wrt address of the program.

During T_2 Tstate read operation (receive) is performed.

During T_3 & T_4 Tstates write operation (transmit) is performed.

→ For the devices which are slow to respond to the processor WAIT States are introduced during write Operation.



(ii) Minimum Mode Pins:

1) HOLD: when an interrupt is generated the processor will hold its current operation.

2) HLDA: (Hold Acknowledgement) After holding the operation CPU acknowledges the interrupt

It handovers the address bus & data bus to the interrupt.

3) M/I₀: (Memory / Input output devices):

If $M/I_0 = 0 \rightarrow$ Input output devices are communicated with CPU.

If $M/I_0 = 1 \rightarrow$ Memory devices are communicated with CPU / processor.

4) DEN & DT/R :-

$\begin{cases} \text{Data enable} \\ \text{Data transmitt} \end{cases}$ | $\begin{cases} \text{Receive} \\ \text{Transmitt} \end{cases}$

\rightarrow If $\overline{DEN} = 0$ (data enabled)

$DT/R = 0$ (Read (or)
receive)

$DT/R = 1$ (write (or)
Transmitt)


\rightarrow If $\overline{DEN} = 1$ (Data disabled)

Note:

\rightarrow For data transmission \overline{DEN} must be always 0.

5, ALE: (Address latch enable):

This is used to demultiplex the buses into various buses.



— AD0 - AD15

—

— DO - DI5

—

6, INTA: (Interrupt Acknowledgement):

When maskable interrupts are generated with least priority interrupt acknowledgement is given by means of INTA

Note: HOLD is for Non maskable Interrupt (NMI)

& INTA is for MI.

7, WR: If WR=0 write operation is performed from CPU to Peripherals. It is similar to transmit operation.

(iii) Maximum mode pins:

Q_{S_1}	Q_{S_0}	Indication
0	0	No operation
0	1	first byte from queue
1	0	Empty Queue
1	1	Subsequent byte from queue


→ Q_{S_0} & Q_{S_1} gives information about Queue status which is used for Multitasking operations.

S_2	S_1	S_0	Indication
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O part
0	1	0	Write I/O part
0	1	1	Halt
1	0	0	Code access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive.

LOCK: By means of this pin the current program that is being written is locked or saved.

RQ₀/G_{T₀} & RQ₁/G_{T₁} :- These pins are called as request & grant pins. & they are similar to HOLD & HOLD Acknowledgement pins in minimum mode in mode of operation.


Calculation of physical address:



$$10 \times 10 = 100$$

$$6 \times 10 + ? = 67$$

R
No of C
dimensions



$2^{16} \times 2^{16}$

$$\boxed{\text{Segment address} \times 16_{16} + \text{offset address} = \text{PA (or) EA}}$$

(or)

$$\boxed{\text{Segment address} \times 10_{16} + \text{offset address} = \text{PA (or) EA}}$$

$\therefore 16 \mid 16$

$16_d = 10_{16}$

calculate physical address (or) effective address
if Segment address is 1005H & offset address is
5555H

segment add 1005H

offset add 5555H

$$\text{PA (or) EA} = 155A5$$

Segment add \rightarrow 0001 0000 0000 0101

Segment $\times 16d \rightarrow$ 0001 0000 0000 0101 0000
add

offset add \rightarrow 0101 0101 0101 1010 0101
 $\underbrace{0001 \quad 0101 \quad 0101 \quad 1010 \quad 0101}_{1 \quad 5 \quad 5 \quad A \quad 5}$

Note: 1, Multiplying with 16 is equal to shifting the whole bit stream into left side by 4 bit.

2, when the bits are shifted leftwards Vacant position is created in LSB bits which is appended by zero.

calculate PA if the Segment add 4305H and offset address is 9A5CH

$$\text{Segment add} = 4305H$$

$$\text{Offset add} = 9A5CH$$

$$PA = ?$$

$$\text{Segment add} = \begin{array}{ccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ & & & & & & & & \end{array}$$

$$\text{segment add} + 16d = \begin{array}{ccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \end{array}$$

$$\text{offset add} = \begin{array}{ccccccccc} & & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\ & & \hline & & & & & & \end{array}$$

$$\begin{array}{ccccccccc} 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\ & & & & & & & & \end{array}$$

A C T A C

Addressing
The way
two oper
various a
address, do
→ according
modes are
addressing

(i) Sequential

→ In the
Sequential

Given bu

data is

en:

Q, Direct

In this

Specifi

Addressing modes:

The way the communication is performed b/w any two operands is known as addressing. There are various addressing modes that takes place register, address, data etc.

→ According to the flow of instructions the addressing modes are categorized into sequential flow addressing modes & control flow addressing modes.

i) Sequential flow addressing modes:

→ In this addressing mode operations are executed sequentially & they are divided into various types given by, immediate addressing mode. The data is immediately moved to this register.

e.g.: MOV AX, 05H

05H is the immediate data.

ii) Direct addressing mode:

In this mode the data is moved from specified address to register.

ex: MOV AX, (5000H) → $\begin{array}{c} \text{address} \\ \downarrow \\ 5000H \end{array}$ $\begin{array}{c} \text{data} \\ 04H \\ \downarrow \\ \text{AX = 04H} \end{array}$

The physical address for this mode is $10H \times DS + 5000H$

3, Register addressing mode: In this addressing mode, the data is moved from one register to another register.

ex: $Mov AX, BX$

4, Register indirect addressing mode: In this mode the register is acting as a pointer to some address & from that address data is moved to register. ex: $Mov AX, [BX]$

Physical address is given by $10H \times DS + (BX)$
acting as pointer

5, Indexed addressing mode: In this mode source index SI is pointed to some address & from that address the data is moved to register.

ex: $Mov AX, [SI] \rightarrow SI \rightarrow 6000H \quad AX = 05H$

Physical address is given by $10H \times DS + [SI]$


6, Register Relative addressing mode:

The data is available at an address which is formed by adding register pointer address & that

address, the data is moved from that address to register

ex: $MOV AX, 50H [BX]$

physical address is given by $10H \times DS + 50H + [BX]$




Based indexed addressing mode:

The effective address is formed by adding the contents of register & source index.

$MOV AX, [SI] [BX]$

$$PA = 10H \times DS + [SI]$$




Relative based Indexed addressing mode:-

The effective address is formed by adding offset address, register pointer address & source index address.

ex: $MOV AX, 50H [BX][SI]$

$$PA = 10\text{11} \times DS + 5011 + [BX] + [SI]$$



iii) Control Flow Addressing modes:

In this addressing mode the sequence of operations is not performed sequentially. It is divided into two types given by

1) Inter Segment addressing mode: when addressing takes place b/n one segment register to another segment register it is called Intersegment addressing mode.

2) Intra Segment addressing mode: when addressing takes place within the segment it is called Intra Segment addressing mode.

Note:

Both Inter & Intra Segment Support direct & indirect addressing mode.

Assembler directives:

Microprocessor related programs can be executed in two software environments given by TASM (Turbo Assembler) & MASM (Micro Assembler).

→ Assembler is used to convert assembly level programming (ALP) which is a high level language to machine language (or) low level language for its compatibility.

→ Assembler directives are the directions given to the assembler to perform various operations

→ There are few assembler directives are given by

→ Data segment

Num1 db 0AH

Num2 db 0FH

Res db Dup(1)

Data ends

→ ASSUME CS: code, DS: data

→ Code segment

→ START:

→ code ends

→ End start

Mov Ax, data? Initializing data
Mov ds, Ax? Initialize data
in data segment in code segment

1) db: (8-bit) ^{define byte}

2, dw (define word) : (16-bit)

3, dd DT (define ten bytes) : (80-bit)

4) DQ (define Quad word) : (4 words / 64-bit)

5, ASSUME

CS is assumed as code segment

DS is assumed as data segment

(6) ENDS (end of segment)

(7) START : Start the program.

(8) end START : ending of the program

(9) DUP^{??} : Duplicate memory to store the result

(10) EQU : equate an array of numbers.

(11) ORG : originate to that address

(or) go to that address

12, PROC : It is a sub program in a given main program

13, ENDP : End of procedure.

14, GLOBAL : Can be accessed in any Part of the Program.

15, LOCAL : Pertaining to that Sub program.

16) PTR : Pointer

Instruction Set of 8086

8086 CPU has got 'n' no. of instructions given by 1, data-transfer / copy Instruction:

All the transfer, move, copy, exchange, swap instructions come under this ~~per~~ category

Ex: MOV AX, 05H

MOV AX, BX

XCHG AX, BX

3) Arithmetic & logic Instructions:

Arithmetic Operations like ADD, SUB, MUL, DIV

& logical operations like AND, OR, NAND, NOR, EXOR, EX-NOR, NOT, XOR come under this ~~Instructions~~ Category.

3) Branch Instruction:

4) There are three types of jumps:-, short jump:
If there is a jump within 2^{16} address locations then it is called short jump.

2, Absolute jump: If there is a jump between address locations

3, Long jump:- If there is a jump ~~between~~ within $64K$ address location.

Note:
By the same implies for call, also.

4) Loop Instructions:-

Instructions like loop, loopnz, loopz comes under this category

loop not equal
to zero

loop equal
to zero

5, Machine Control Instructions:

These instructions are being executed by the processor. Hence they are called machine controlled instructions.

NOP, HALT, WAIT, ESC, LOCK
(Halt)

6, Flag manipulation Instructions:

- 1, CLC : (clear carry flag)
- 2, CMC : (complement carry flag)
- 3, STC : (set carry flag)
- 4, CLD : (clear directional flag)
- 5, CLI : (clear interrupt flag)
- 6, STI : (set Interrupt flag)

7, String Instructions:-

- All the instructions which involved String manipulations come under this category
- A String is defined as a collection of characters.
- Each character is recognized by its ASCII (American Standard code for International Interchange).

ex: "HELLO", "MADAM"

- each letter in String is called character
- SCAN (scan String byte)
- CMPS (compare String byte)

LODS (Load String byte)

STOS (Store String byte)

Note:

Compare Instruction involves three Steps.

1, Subtraction

2, checking zero flag

3, Giving the result

8) Rotate & shift Instruction:

These instructions are used either to rotate or shift the contents in the register leftwards rightwards depending upon the count.

→ They are divided into various types given by

1, SHL / SAL (Shift logical / Arithmetic Left):

This instruction shifts the whole stream of bits leftwards by one bit for count = 1

→ MSB is moved to carry flag & LSB is appended with '0'

Ex: count=1
 Bit position CF 15141812 111098 4654 3210
 Number 1101 - - - - - 1 → 1
 ↓
 MSB = CF
 LSB = 0

append with zero

Note:

After 16 counts we will get all zeros.

2. S+R (shift logical Right):

This instruction shifts the whole stream of bits rightwards by one bit for count=1

→ LSB is moved to carry flag & MSB is appended with

Ex: count=1
 Bit position 15141812 111098 4654 3210 CF
 Number 1101 - - - - - 1 → 1
 ↓
 appended with zero

Note: After 16 count we will get all zeros

3, SAR (Shift Arithmetic Right):

This instruction shifts the whole stream of bit rightwards by 1 bit position for count=1.

→ LSB is moved to carry flag & MSB is appended with '1'

$$\boxed{\begin{array}{l} \text{LSB} = \text{CF} \\ \text{MSB} = 1 \end{array}}$$

Bit position 15 14 13 12 11 10 9 8 7 6 5 4 3 3 2 1 0 CF

Number 1 1 0 1 - - - - - 1 → 4

↳ 1 appended with 1

Note: After 16 count we will get all one's.

1, ROR (Rotate Right without carry):

→ In this Instruction rotates whole Stream of bit rightwards by one bit position for count=1

→ LSB is moved to carry flag & the same LSB bit is moved to MSB

Bit position 15 14 13 12 11 10 9 8 7 6 5 4 3 3 2 1 0 CF
 1

Number 1 1 0 1 - - - - - 0 → 0


$$\boxed{\begin{array}{l} \text{LSB} = \text{CF} \\ \text{LSB} = \text{MSB} \end{array}}$$

Note: After 16 counts we will get the same number

2, RCR (Rotate right through carry):

→ This instruction rotates the whole stream of bits rightwards by one bit position for count = 1.

→ LSB is moved to carry flag & earlier carry flag is moved to MSB.




→ After 16 counts we will get different numbers.

3, ROL (Rotate left without carry):

→ This instruction rotates the whole stream of bits leftwards by one bit position for count = 1.

→ MSB is moved to carry flag & MSB is moved to LSB



$$\boxed{\text{MSB} = \text{CF}}$$



$$\boxed{\text{MSB} = \text{LSB}}$$

Note: After 16 counts we get to the same number.

4) RCL: (Rotate left through Carry):

→ This instruction rotates the whole stream bit eightwards by one bit position for count $\neq 1$.

→ MSB is moved to carry flag & earlier CF is moved to LSB.



Note: After completing 16 counts we will get different numbers.

DA A (Decimal Adjust Accumulator):

This instruction converts the unpacked BCD numbers to packed BCD number.

Note: BCD number is in the range of 0-9

Steps:

- 1, To the lower nibble (B) Add '6'
- 2, To the upper nibble (E) Add '6'
along with auxiliary carry flag.

Result:

EB is converted to 51

Note: '6' is added to unpacked BCD Since it is least number to get first BCD number

EB - unpacked BCD

B - 1011

Add '6' - 0110

$$\begin{array}{r} \boxed{\text{AC}=1} \\ + 0110 \\ \hline 0001 \end{array} \rightarrow 1$$

$$D = 1110$$

$$Add G = 0110$$

$$\boxed{CF=1} \quad \begin{array}{r} 0101 \\ \hline \end{array} \rightarrow 5$$

$\boxed{CF=1}$ $\boxed{51} \rightarrow \text{packed BCD}$


Macro Assembler programming:

There are various steps involved in writing a program in Macro Assembler (MASM) by


- 1) Entering a program

Enter file name: (.Prg)
Press any key to Continue

3) Linking a Program



4) Debug & Run



→ write an ALP to find the sum of even
6 odd numbers from a given series of
numbers

ASSUME cs:code ds:data

→ Data Segment

list dw 2354H, 0A52H, C322H, 4242H

Count equ 04 H

→ Data ends

Code Segment

START: XOR BX,BX ←

XOR DX,DX ←

MOV AX, data
MOV DS, AX
MOV CL, count
MOV SI, offset list

Again : MOV AX, [SI]

ROR AX, 01

JC odd

INC BX

Jmp Next

Odd : INC DX

Next : ADD SI, 02

Dec CL

JNZ again

MOV AH, 4CH

Jmp INT 21H

Cod ends

end start

- 1, ASSUME → assembler directive
- 2, dw → define word
- 3, equ → equate an array of numbers
- 4, perform XOR operation to clear the previous content
- 5, Initialize data in data Segment
in code Segment
- 6, SI is pointed to offset address list
- 7, The content of SI is moved to AX
- 8, Rotate right without carry the contents of AX with by count 1.
- 9, If Carry is generated treat it as odd number & increment DX register
- 10, If carry is not generated treat it as even number & increment BX
- 11, Get the 2nd number
- 12, Decrement CL

13) If counter is not equal to zero jump to the label again & repeat the same
→ process till the count is zero.

14) Return to DATA.prompt

15) Stop the program

16, End of the code Segment

17, code ends

→ write an ALP to find sum of +ve & -ve Numbers

Note: for the above program Replace

ROR AX, 01 with SLL AX, 01

Jc odd with Jc NEG

Change label ODD with NEG
SLL (shift logical left) → the contents of

Accumulator by count 1

4322H

CF MSB

'0100 0011 0010 -0010

LSB

0 ←

←

appended
with 0

CF = 0 = +ve

CF = 1 = -ve

3, Write
ascending
ASSUM

→ Data
List d
Count

→ Data
code

START

Again

Again

PR1

o jump
same

3) Write an ALP to sort the numbers in ascending order

ASSUME CS:CODE DS:DATA

→ Data Segment

list dw 53H, 25H, 19H, 02H

count equ 04

→ Data ends

code segment

START: MOV AX, DATA

MOV DS, AX

MOV DX, COUNT-1

Again 0: MOV CX, DX

MOV SI, offset list

Again 1: MOV AX, [SI]

CMP AX, [SI+2]

JL PR1

XCHG [SI+2], AX

XCHG [SI+1], AX

PR1: ADD SI, 02

loop again 1

Dec CX

JNZ Again 0


```
MOV AH, 4CH
```

```
INT 21H
```

code ends

```
end START
```

Bubble Sort Algorithm:



$25, 19, 02, 53$

→ In $n-1$ operations the first largest number is found

→ In $n-2$ Operations 2nd largest number is fo

→ In $n-n$ Operations last largest number can find

→ If the 1st number is less than Second number Jump to the label PR1. Otherwise exchange the contents lower byte with lower byte & upper byte with upper byte of 1st & 2nd numbers respectively.

→ Loop performs two steps internally given by, Incrementing SI 2, decrementing CX 3, checking whether the counter is zero (or) not

→ Decrement CX from 3 to 2 to find the 2nd largest number

→ check if CX=0 (or) not
if counter is zero it will come out of the loop
if counter is not zero it will jump to the label again 'O' & repeats the same process.

→ MOV AH, 4CH DAAS Prompt

→ INT 21H → Software interrupt

Note:

To Sort numbers in Descending order
JL with JG

Write an ALP to display the message of
a string

ASSUME: cs: code ds: data

→ Data Segment

Message db 0DH, 0AH, "study of Microprocessor
is interesting, \$"

→ Data ends

code Segment

START: MOV AX, data

MOV DS, AX

MOV AH, 09H

MOV DX, offset message

MOV AH, 4CH

INT 21H

Code ends

end START

DB → define byte since the characters are represented ASCII values.

0DH → cursor points to the 1st line.

0AH → cursor points to the next line.

\$ → indicates end of the string.

→ Initialize data in `datasegment` in `codesegment`

→ `MOV AH, 09H` → Set function for display

→ `MOV DX, offset message` → DX is pointed

to offset address with label 'message' &
Starts reading the ASCII values

→ `MOV AH, 4CH` → return to DOS prompt

→ `INT 21H` → interrupt

→ Questions:

1) Explain about 8086^{up} architecture.

2) Explain the pin Configuration of 8086^{up}

3) Explain about memory Segmentation

4) Explain about Interrupt & Interrupt vector table (IVT)

- Explain about various addressing modes with examples.
- How do you calculate physical address? Give with an example
- Explain about various assembler directives.
- Explain about the instruction set of 8086.
- Explain about the programming in MASM with programs.

11/1/19

The
the
82
82
8
—
8
C


11/11/19

UNIT-II


INTRODUCTION TO Micro controllers (8051uc)

The basic difference b/w Mc & Icp is that in mc all the Supporting IC's like 8255 PPI (programable peripheral Interface), 8257 DMA (Direct Memory Accessable) 8251 USART (Universal Synchronous Asynchronous transmitter Receiver) 8254 PTI (programable timer Interrupt) along with inbuilt memory ^{or} RAM & ROM is present in a single IC. whereas in 8086 Icp they have to be provided externally.

As a result in 8086 Icp size, cost, computational complexity ^{is more}, speed decreases.




- size ↓
- cost ↓
- cc ↓
- speed ↑



→ size ↑
→ cost ↑
→ cc ↑
→ speed ↓

→ Pin diagram of 8051 MC



→ 8051 is available in 40pin IC in plastic package & dual in package (DIP)

→ It has got 4 ports given by port '0', port '1', port '2', port '3'

→ Each port has got '8' pins. Thus a total of $4 \times 8 = 32$ I/P & O/P devices can be connected.

→ Port '0' acts as multiplexed address data bus as well as Input output port.

Port 0 → Port '1' is acting as only Input & output port.

→ Port '2' is acting as ^{only} both address & I/O port.

→ Port '3' is called as Multifunctional Port because apart from I/O operations it performs the following things:

→ RXD receives the Serial data } These two

→ TXD transmits Serial data } are acting as 8051 IC (USART)

- $\overline{\text{INT}_0}$ is interrupt '0' } These two pins, acting as 8259 IC, priority interrupt controller.
- $\overline{\text{INT}_1}$ is interrupt '1'.

- $T_0 \rightarrow$ Timer '0' } These two are working as 8254 IC
- $T_1 \rightarrow$ Timer '1' } (PTI)

→ If $\overline{WR} = 0$ then write operation takes place from controller to peripherals.

→ If $\overline{RD} = 0$ read operation takes place from peripherals to controller

→ $\overline{\text{XTAL}_1}$ and $\overline{\text{XTAL}_2}$ are crystal oscillators.

There are two clock crystal oscillators which provide clock frequency in the range of 8MHz & 12MHz.

→ From clock frequency we get the time period of the execution of the controller

→ $V_{CC} = 5V / 12V$ DC is enough to run the IC

→ $V_{SS} = \text{ground}$

$\rightarrow \overline{EA}$ = external address of memory

If $\overline{EA} = 0$ external memory is accessed

If $\overline{EA} = 1$ external memory is not accessed

$\rightarrow \overline{PSEN}$ \rightarrow program store enable

If $\overline{PSEN} = 0$ program is stored

$\overline{PSEN} = 1$ program is not stored.

$\rightarrow \overline{ALE}$ \rightarrow Address Latch enable

\rightarrow It is used to demultiplex the address

& data bus.

$\rightarrow \overline{RESET}$ \rightarrow If this pin is active high
 starts
program again from beginning.


\rightarrow Architecture of 8051 MC:-

\rightarrow There are 4-ports given by port-0, port-1,
port-2, port-3 & each port has 8 I/O pins.

Thus a total of $4 \times 8 = 32$ I/O pins for inter-
facing purpose.

\rightarrow All these 4-ports are driven by 4-latches
respectively

Architecture of 8051 Microcontroller



which is
→ In RAM
→ RAM
→ Micro
which
Registers
→ In
→ RAM
→ Th
Cont

- Two
- B
- AC

All
is

→
→
→

- There are 4 ports given by port-0, port-1, port-2, port-3
- A latch is a one-bit memory cell which is used for input & output operations & for better safety.
- Microcontroller has got inbuilt RAM of 128 bytes

- which is accessed by RAM address register
- In RAM data of the program is saved.
 - RAM is a volatile memory
 - Microcontroller has got built-in 4K ROM which is accessed by program address register.
 - In ROM opcode of the program is stored.
 - ROM is a non-volatile memory
 - There are various registers in micro-controller given by
 - Two temporary registers Tmp_1, Tmp_2
 - B register
 - AccumulatorAll these registers are of 8-bits. Accumulator is used to store the result.
 - It comprises of ALU to perform all arithmetic & logical operations.
 - It Comprises of Controlling & timing circuit.

1) PSEN: (program store enable): If PSEN=0 program is stored at address of 0000H.

2) ALE (Address Latch enable): It is used to demultiplex the buses.

3) EA (External Access): - If $\overline{EA} = 0$, External access is used otherwise not.

4) RST (Reset the operation & start from the beginning).

→ Stack Pointer: Stack pointer points to the top of the stack.

→ There are 2 crystal oscillators XTAL₁ & XTAL₂ which provides clock frequency in the range of 8MHz - 12MHz. From clock frequency time period of the execution of instruction is achieved.

$$T = \frac{1}{f_k}$$

→ Program Counter: The next byte is increment by means of PC incrementor.

→ DPTR (Data pointer): It is similar to Source Index in 8086 up.

→ Buffer: Microcontroller comprises of buffer to store intermediate data.

- Microcontroller comprises of 2FR given by
- PCON: power control
 - SCON: serial control
 - TCON: timer / counter control
 - TMOD: timer / counter mode register
- TH0 & TH1: of timer '0'
TH1 & TH1: of timer '1'

Note:

Timmer - 0 & Timmer - 1 are of 16-bit

→ SBUF : Serial Buffer (Transmitter, receiver)

→ IE : Interrupt enable control

→ IP : Interrupt priority control

Program Status words (PSW)

C	AC	F0	RS1	RS0	OV	-	P
D7	D6	D5	D4	D3	D2	D1	D0

→ It is a 8-bit register which is similar to flag register of 8086 CPU

C - carry flag

AC - Auxiliary carry flag

F0 - Special purpose flag

RS1 & RS0 - Register bank Selection

OV - Overflow flag

P - Priority flag.

Register Bank Selection

RS1	RS0	Bank Selection
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 3

Note:
AO-

Req

→ 8
by


b)

Note: 8051 IC is a 16-bit address line.
A₀-A₁₅ & 8-bit data lines D₀-D₇ IC

Register Organisation of 8051 IC:


→ 8051 IC has got various registers given by

b) General purpose (or) working Registers:-





There are 8 registers R₀-R₇ which are of 8-bit

3. Pointer Register



Thus - H
available

3. Bank Registers.




Not
as

42

→ There are 4-banks given by Bank0, Bank1, Bank2, Bank3. Each Bank has got 8-Registers R₀-R₇. Each of 8-bit.

thus the total of 32 Registers are available.



Note: On chip memory is also known as ^{on}built memory.

42 Addressing Modes of 8051 Mc:

Addressing means the way the communication is being performed b/w any two operands.

→ The operands can be either Register, data (or) address

There are various addressing modes in 8051 etc given by

1) Direct addressing mode:

Ex:- MOV A, [5000H]

In this addressing mode, the data present in 5000H address is moved to accumulator.

Note: There is no concept of PA (or) EA because only one 64kb memory address available in 8051 etc ($2^{16} = 64\text{ KB}$)

2) Immediate addressing mode:

Ex:- MVI A, 54H

Move immediate address → Data
↓ Register

→ In this mode the immediate data 54H is moved to register

Note: # & @ are used to denote data

3) Register indirect addressing mode:

ex: $MOV R_1, R_2$ \rightarrow registers

→ In this addressing mode R_1 & R_2 belongs to different banks.

4) Register instruction addressing mode:

→ In this mode the contents of R_7 is added with accumulator & result is stored in accumulator

ex: $ADD A, R_7$

5) Register Specific Instruction addressing mode:

$MULH, A \quad IM$

ex: $RL A$

Rotate Left the content of accumulator.

Note: In this there is only one operand.

6) Base Register Indexed Addressing mode:

ex: $MOV A, @A + DPTR$

Register Register Address

→ In this addressing mode DPTR is pointed to some address & the data present at that address is added with previous value of accumulator & result is stored in accumulator.

→ Instruction set of MC (8051) :-

There are various instruction sets in 8051 given by

(1) Data transfer & Copy Instructions :-

Ex:- MOV A, Rn

MVI A, #54H

XCHG A, Rn

MOV A, @A+DPTR

$m = a + f$

(2) Arithmetic Instructions :-

Ex:- ADD A, Rn

MUL A, Rn

SUB A, Rn

DIV A, Rn


$n = 0 \text{ to } 7$

3) Logical Instructions:-

Ex:

ANL	A, Rn
ORL	A, Rn
XRL	A, Rn
RL	A
RR	A
swap	A

The contents of AL & AH are interchanged.



(4) Boolean Instructions:-

Ex:

CLR C	
JC	→ jump carry
JNC	→ jump no carry
JB	→ jump below
JNB	→ jump not below

SETB P1.1 → Set bit of port 1 at 1.1 pin with '1'.

(5) Program Branch Instructions:

All the Branch instructions like

JMP

RET

CALL

INT

Note:

There are three types of jumps : ^{short} Small jump (256 address locations), Absolute jump (2^k address locations), long jump (64K address locations).

If there are '3' calls Short call, Absolute call, ^(log K) long call ($64K$)

Special Function register (SFR):

In 8051 Mc there is a Special function register called & which performs the following functions.

1) Timer / counter:

In mc there are two timers & two counters

which are decided by the pin C/T

→ If $C/T = 0$ timer operation is performed
 $C/T = 1$ counter operation is performed

→ Two timers are given by T_0 & T_1 , which are 16-bit timers

→ They also can be altered by ^{8-bit} timers given by $T_{H0}, T_{L0}, T_{H1}, T_{L1}$

→ There are two counters given by C_0, C_1 which are 16-bit counters.

→ They also can be operated by ^{8-bit} counters given by $C_{H0}, C_{L0}, C_{H1}, C_{L1}$

Definition Of timer:

→ The time taken to complete a given instruction which is measured in machine cycles and ^{where} there are no boundaries specified is called timer.

Definition Of counter:-

→ The time taken to complete a given instruction which is measured in machine cycles

and where there are boundaries Specified
is called a counter

Note: For up counter the task is completed
when it reaches the maximum value.

→ For down Counter the task is completed
when it reaches the '0' value.


TCON: (Timer/counter control register):

- The Timer & Counter Operations are decided by two 8-bit registers given by TCON & TMOD.
- TCON is a 8-bit register given by

TCON.7	TCON.6	TCON.5	TCON.4	TCON.3	TCON.2	TCON.1	TCON.0
TF1	TR1	TFO	TR0	IE1	IT1	IE0	IT0

TCON.7	TF1	Timer overflow of timer 1
TCON.6	IE0	Interrupt enable of timer 0
TCON.5	IT1	Interrupt of timer 1
TCON.4	IE1	Interrupt enable of timer 1
TCON.3	TR0	Timer run of timer 0
TCON.2	TFO	Timer overflow of timer 0
TCON.1	TR1	Timer run of timer 1
TCON.0	IT0	Interrupt of timer 0 Timer overflow of timer 0

TMOD (Timer Mode control Register):



M ₀	M ₁	Mode
0	0	Mode1
0	1	Mode2
1	0	Mode3
1	1	Mode4

There are four modes of operations of timers & counters decided by M₀ & M₁ bits.

→ If C/T = 0 (timer)

C/T = 1 (counter)

→ GATE: It is a triggering pulse which is of either level triggering or edge triggering



Note: Triggering is used to change the state.

Mode 0:

C/T is used to decide timer & counter operation.


- The timer is initiated by means of run bit given by TR₀ for timer 0 TR, for timer 1.
- Interrupt is enabled by the means of a gate pulse either by edge triggering (ir) level triggering. IE₀ for IT₀ & IE₁ for IT₁.
- This is an 13-bit timer obtained by taking the upper byte of T_H & lower 5-bits of T_L
- The task is indicated by timer overflow for its completion.
- Since it is a 13-bit timer there is no overflow.
- A crystal oscillator which provides 12MHz is internally divided by 12 to get 1MHz clock frequency where time period is 1us.

Mode '0' Timer '1' operation



Note: From the above diagrams Φ -diagrams
are generated Mode '0' Timer 1 operation,
Mode '0' Timer 0, Mode '0' counter 1, mode
'0' counter 0.

Mode '1' Timer '1' Operation:




Note: It is a 16-bit timer it comprises of both upperbyte & lowerbyte of timer.

→ In this mode there is timer overflow since it is a 16-bit timer.

→ from the above diagrams 4-diagrams can be generated.


Mode-1 Timer1, Mode-1 Timer0, Mode-1 Counter
Mode-1 Counter0

Mode 2 Timer's Operation.



- It is an 8-bit timer (or) counter
- The 8-bits from TL_1 are sent to TF & Tf is used to indicate whether timer overflow is there or not
- A separate mechanism used is there to Auto Reload the contents of TL_1 from TH_1
- since it is a 8-bit timer there is timer overflow.
- from the above diagrams we can generate four diagrams. Mode 2 timer 1, Mode 2 timer '0', Mode 2 counter 1, Mode 2 counter '0'

Mode 3 timers:



2 separate 8-bit timers

- Two separate 8-bit timers are available in mode '3'
- Since it is a 8-bit timer there is a timer overflow
- From the above diagram we can generate 4 diagrams given by Mode '3' timer 0, Mode '3' timer '1', Mode '3' Counter '0', Mode '3' counter

M ₀ M ₁	Mode	Timer
0 0	Mode 0	13-bit timer
0 1	Mode 1	16-bit timer
1 0	Mode 2	8-bit timer
1 1	Mode 3	Two 8-bit timers

Serial communication control :-

Serial Communication is performed by means of few registers given by 1, SBUF (Tx) → Serial buffer in transmitter mode 2, SBUF (Rx) → Serial buffer in receiver mode. 3, PCON → power control
 4, SCON → Serial Control.

SCON Register:

It is an 8-bit register which gives the information about various modes of operation of serial data given by


SCON.7	SCON.6	SCON.5	SCON.4	SCON.3	SCON.2	SCON.1	SCON.0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

address	SCON bit	Description
9FH	SM0	Serial communication mode
9EH	SM1	Serial communication mode
9DH	SM2	If this bit is set it operates as Multiprocessor in mode 2 & 3
9CH	REN	Receive Enable
9BH	TB8	Transmitt 9th bit
9AH	RB8	Receive 9th bit
99H	TI	Transmitt Interrupt flag
98H	RI	Receive Interrupt flag

SMD	SM1	Mode	Description	Baud rate
0	0	Mode 0	8 bit shift Register	$f_{osc}/12$
0	1	Mode 1	8 bit UART	variable (T_1)
1	0	Mode 2	8 bit UART	$v_{ref} f_{osc}/(12 \times T_1)$
1	1	Mode 3	9 bit UART	variable (T_1)

Mode '0':


→ In this mode an 8-bit shift register comprising of MSB & LSB data is transmitted given by



- TXD is for transmitting Serial data.
 RXD is used Receiving Serial data.
- The Baud rate is given by $f_{osc}/12 = 12/12$
 $1MHz \Rightarrow T = 1\mu s$ which is fixed.

Mode '1':

→ In this mode 10 bits are used for data transmission which comprises of 8 bit data, one start bit & one stop bit given by




- TxD is used for transmitting Serial data
- RxD is used for receiving Serial data
- Baud rate is variable which is set by timer '0' & given by

$$\text{Baud rate} = \frac{2^{\text{SMOD}}}{32} \times (\text{Tf}_0)$$

where SMOD = Serial mode Control register

Mode '2':-

- In this mode 11 bits are transmitted which comprises of 8-bit data, two start bits & one Stop bit given by




- TxD is used to transmit the serial data
- RxD is used to receive the serial data.

$$\text{Baud rate} = \frac{f_{osc}}{64} \text{ (or)} \frac{f_{osc}}{32}$$

Mode '3':

- In this mode 11 bits are used for transmission, which comprises of 8 bits of for data, one Start bit, one stop bit, one parity bit given by



- TxD is used to transmit the Serial data
- RxD is used to receive the Serial data
- Baud rate is variable by timer 1 is given by

$$\text{Baud rate} = \frac{2^{SMOD}}{64} \times (TFF_1)$$

where SMOD is Serial mode control register

Note: Start bit is used to indicate the starting of the frame.

- Stop bit is used to indicate the ending of frame.

- Parity bit is used to indicate errors
- Mode 3 is preferable over all modes for serial communication.

Interrupts of 8051 MC:-

- 8051 has got 5 vectored interrupts.
- These vectors are executed by going to their respective ISR address.
- After completion of interrupt the interrupts are return to the by means of IRET.
- There are two external interrupts given by ($\overline{\text{INTO}}$, $\overline{\text{INTI}}$), two timer interrupts & one serial interrupt (RI (or) TI)

Note:-


External interrupt has got highest priority followed by timer interrupt followed by serial interrupt.

Interrupt	Flag affected	vector	cause of Int.
→ external interrupt upto $\overline{INT_0}$ pin	IE ₀	003H	A high to low transition on $\overline{INT_0}$
→ Timer / counter 0 Interrupt	TF ₀	000BTH	overflow of counter
→ External interrupt upto $\overline{INT_1}$ pin	IE ₁	0013H	A high to low transition on $\overline{INT_1}$
→ Timer / counter interrupt	TF ₁	001FH	overflow of counter +
→ serial port	RI + TI	0023H	when either TI (or) RI is set

Interrupt Enable (IE) Register:

IE.₇ = 1 = enable 0 = disable

IE.₀



EA - enable / disable all interrupts

ES - enable / disable serial interrupt

ET₁ - enable / disable timer interrupt 1

EX₁ - enable / disable external interrupt 1

ET₀ - enable / disable timer interrupt 0

EX₀ - enable / disable external interrupt 0

Interrupt priority register (IP) :-

IP ₇	IP ₆	IP ₅	IP ₄	IP ₃	IP ₂	IP ₁	IP ₀
X	X	PT ₂	Ps	PT ₁	Px ₁	PT ₀	Px ₀

X → don't care

PT₂ - Timer priority - ②

Ps - Serial interrupt priority ③


PT₁ - Timer 1 Interrupt priority - ②


Px₁ - External interrupt 1 priority - ①

PT₀ - Timer 0 interrupt priority ②


Px₀ - External interrupt 0 priority - ①

Memory organisation allocation of 8051 mc






Bit-7 \leftarrow Bit-5




General purpose



SFR bit address

Memory organization in 8051



→ There are four banks & in each bank there are 8 Registers (R0-R7) which are 8-bit (1 byte). Thus a total of 32 Bank Registers are available which are byte addressable.

starting address is 00H
ending address is 1FH

$$\therefore \text{Size} = 1FH - 00H$$

$$\begin{array}{r} 0001 \quad 1111 \\ 0000 \quad 0000 \\ \hline 0001 \quad 1111 \end{array} \Rightarrow 2^5 = 32$$

→ There are 16-byte (or) 128 bit addressable registers.

starting address = 20H
Ending address = 2FH

$$\text{Size} = 2FH - 20H$$

$$\begin{array}{r} 0010 \quad 1111 \\ 0010 \quad 0000 \\ \hline 0000 \quad 1111 \end{array}$$

$$\Rightarrow 2^4 = 16$$

$$\Rightarrow 16 \times 8 = 128 \text{ bit addressable}$$

→ There are General purpose registers which are ranging from 30H to 7FH.

Note: for general & ending

→ SFR

∴

Note =

In

If

→

→

each bank
which are of
8x8 bank
are byte addressable.

Note: For working registers (Bank registers) &
General purpose registers Starting address is 00H
& ending address is FFH. Therefore size = FFH - 00H

$$\begin{array}{r} 0111 \quad 1111 \\ 0000 \quad 0000 \\ \hline 0111 \quad 1111 \end{array}$$

$$2^7 = 128 \text{ bytes}$$

→ SFR ranges from 80H to FFH

$$\therefore \text{size} = \text{FFH} - 80H$$

$$\begin{array}{r} 1111 \quad 1111 \\ 1000 \quad 0000 \\ \hline 0111 \quad 1111 \end{array}$$

$$2^7 = 128 \text{ bytes}$$

$$\therefore \text{Total internal RAM} = 128 + 128 = 256 \text{ bytes}$$

Note: Internal ROM = 4K bytes, [OFFFH - 0000H]

$$\begin{array}{r} 0000 \quad 1111 \quad 1111 \quad 1111 \\ 0000 \quad 0000 \quad 0000 \quad 0000 \\ \hline 0000 \quad 1111 \quad 1111 \quad 1111 \end{array} \Rightarrow 2^{12} = 2^2 \times 2^{10} = 4 \times 1K = 4K$$

In this case EA = 1

If external memory is accessed then EA = 0

→ ROM performs only Read operation (PSEN)

→ Maximum size is of $2^{16} = 64K$

Internal RAM is of 256 bytes

$$FFH - 00H \Rightarrow 2^8 = 256 \text{ bytes}$$

In this case $\overline{RD} = 1$

→ In case of external memory $\overline{RD} = 0$

→ The maximum size is $2^{16} = 64K$

→ RAM performs both read & write operation

Questions:

- Explain about the pin configuration of 8051 MC
- Explain about the architecture of 8051 MC
- Mention the differences between 8051 & MC
- Explain the register organisation of 8051 MC
- Explain the addressing modes of 8051 MC
- Explain Instruction Set of 8051 MC
- Explain the memory organisation of 8051 MC
- Explain about TMOD & TCON register
- Draw the timers & counters of various modes
- Explain about Serial communication control SCON register.

- Explain various modes of serial communication
- data
- Explain about vectored interrupt & IE & IP

2/2/19

UNIT-III

→ 8051 mc has got crystal oscillator freq,
given by 11.0592 MHz


→ It is internally divided by 12 in timers to

$$\text{Give } \frac{11.0592 \text{ MHz}}{12} = 921.6 \text{ kHz}$$

→ The UART circuitry inside the mc again divides by 32 to give $\frac{921.6 \text{ kHz}}{32} = 28.8 \text{ kHz}$.

→ There are Various baud rates Selected by registers given by

Baud rate	T _H
9600	-3
4800	-6
2400	-12
1200	-24



Write a program for 8051 microcontroller to transfer letter 'A' serially at 4,800 baud rate continuously? -

MOV TMOD, #20H

MOV TH1, -6

MOV SCON, #50H

SETB TR1


Again: MOV SBUF, # "A"

Here: JNB TI, Here

CLR TI

Jump No below SJMP Again

Step:1 Select the timer



→ T1 (8 bit timer)

M1, M0 Mode

0 0 Modes

0 1 Mode1

1 0 Mode2


1 1 Modes

→ Mode 2 8 bit timer is selected.

Step:2 Select the baudrate of 4,800

$$\rightarrow \frac{28,800}{6} = 4,800$$

Step:3 Select the data size



SM₀ SM₁ Mode

0	0	Mode 0
0	1	Mode 1
1	0	Mode 2
1	1	Mode 3

8 bit data {
1 start bit,
1 stop bit } Mode 1
10 bit data.

Step:4 Set timer run of timer 1.

Step:5 Transmitt ASCII value of 'A' serially
to SBUF

Step:6 Transmitt serially till TI=1

Step:7 Clear timer interrupt

Step 8 Short Jump to the label again to repeat the process.

Note: for receiving the data Serially
8 modifications are done in the above program

MOV #“A”, SBUF

JNB RI, Here

CLR RI

Write a program to transfer the message "YES" Serially at 9600 baud rate, with 8-bit data one start & stop bit,

→ MOV TMOD, #20H

MOV TH1, #-3

MOV SCON, #50H

SETB TR1

Again: MOV A, #“Y” ↴

ACALL TRANS

MOV A, #“E” ↴

ACALL TRANS ↴

MOV A, #“S” ↴

ACALL TRANS ↴

SJMP Again


TRANS: MOV SBUF, A

Here : JNB TI, here

CLR TI

RET

Step:1 Mode '2' 8bit timer1 is selected.



M1, M0	Mode
00	Mode0
01	Mode1
10	Mode2
11	Mode3


→ 8bit timer

Step:2 Select 9,600 baud rate

$$\frac{24,800}{3} = 9,600 \text{ bps}$$

Step:3 Data size is Selected (Mode 1
10-bit data)


8-bit data



1 Start bit

1 stop bit

Step:4 Set bit of timer 1



lected.

Step:5 Move ASCII value of 'y' to the accumulator & go ^{CALL} to the label TRANS

Step:6: Move the data serially from accumulator to SBUF till TI=1 after that clear TI & return back to the main program to transmit serially .
If for "E" & "S" also

short jump to the label again to transmit the word 'YES' continuously .

Timers Programming:-

Write a program to create a square wave of 50% Duty cycle on port-1 5th bit & select timer0 mode 1

MOV TMOD, #0H

Here: MOV TL0, 0F8H

MOV TH0, OFFH

CPL P1.5

ACALL Debug Delay

SJMP Here

Delay: SETB TR0

-Again: JNB TF0, Again

CLR TR0

CLR TF0

RET

TMOD

Step: 1

1	0	1	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---

cPL \rightarrow complement $T_{1,1}$ to generate positive & negative edges of square wave

- \rightarrow Absolute call delay program.
- \rightarrow Short jump to the label "Here" to repeat the process
- \rightarrow Set bit of timer run of timer 0
- \rightarrow Generate the Square wave till Timer overflow of timer 0 is set
- \rightarrow clear timer run of timer '0'
- \rightarrow clear timer overflow of timer '0'
- \rightarrow Return back to the main program to repeat the process.


Note: Duty cycle = $\frac{T_{ON}}{T_{ON}+T_{OFF}}$

for Square wave Duty cycle = 50%.

For Square wave $T_{ON}=T_{OFF}$

$$\frac{T_{ON}}{2T_{ON}} = \frac{f}{2} \times 100 = 50\%$$

for the above program the time period of the square wave is calculated as follows.



$$\text{Delay} = \text{No. of Counts} \times 1.085 \mu\text{s}$$

$$D = 14 \times 1.085 \mu\text{s}$$

$$D = T_{1/2} = 15.19 \mu\text{s}$$

$$T = 2 \times 15.19 \mu\text{s}$$

$$T = 30.38 \mu\text{s}$$

$$\therefore \frac{11.0592 \text{ MHz}}{12}$$

$$f = 921.6 \text{ kHz}$$

$$T = \frac{1}{921.6 \text{ kHz}}$$

$$T = 1.085 \mu\text{s}$$

$$\boxed{\text{No. of counts} = 65536 - \text{Initial value}}$$

(or)

$$\boxed{\text{FFFF}# - \text{Initial value}}$$

→ MOV TMOD, #10H
Again: MOV TL1, #34H
MOV TH1, #6H
SETB TR1

BACK: JNB TF1, BACK

CLR TR1

CPL P1.5

CLR TF1

SJMP Again

Step:1 Timer1, Mode1 (16-bit) is selected

Step:2

76	34
----	----

 →

7634	H
------	---

TH1 TL1 TF

Step:3

Set timer limit of timer1.

Step:4

Jump not below until TF=1

Step:5

Clear timer limit of timer1

Step:6

Port 1 5th pin is used to generate the Squarewave by means of complement function.

~~CLR TFI~~

Step:7 clear timer overflow of timer 1

Step:8 Short jump to the label again to
repeat the same process to generate
continuous Square wave.

$$\boxed{\text{No.of counts} = \text{FFFFH} - 7634\text{H}}$$

$$\begin{array}{r}
 \begin{array}{cccc} 1111 & 1111 & 1111 & 1111 \end{array} \\
 \begin{array}{cccc} 0111 & 0110 & 0011 & 0100 \end{array} \\
 \hline
 \begin{array}{cccc} 1000 & 1001 & 1100 & 1011 \end{array} \\
 \begin{array}{cccc} 8 & 9 & C & B \end{array} \rightarrow 89CBH
 \end{array}$$

→ Perform 8's complement

$$\Rightarrow 89CBH + 1 = 89CCH$$

$$= 1000_{35276} \text{ (Decimal value)}$$

$$D = 35276 \times 1.085\text{ms}$$

$$T_{1/2} = 38.274\text{ms}$$

$$\boxed{T = 46.548\text{ms}}$$

Memory

→ Intel
size 8KB
with 8

→ EEPROM
8000H

Hex Address

Hex address
0000H

0FFFH

RAM address

8000H

9FFFH

Memory Interfacing:



→ Interface an EEPROM of size 4 KB & RAM of size 8 KB with 8051 MC


→ EEPROM Starts at .0000H & RAM Starts at 8000H address

Hex Address A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅

RAM address A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀ Size
0000H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4KB
0FFFH 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1

RAM address A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀ Size
8000H 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8KB
9FFFH 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1





→ EPROM is of Size 4K is given by $4K = 2^{12}$

$$= 2^{12}$$

$$[A_0 - A_{11}]$$


→ RAM is of Size 8K & it requires 13 address lines given by $8K = 2^3 \times 2^{10} = 2^{13}$.

$$[A_0 - A_{12}]$$


- The chip select of RAM & EPROM should be zero which is generated by NAND gate
- \overline{EA} should be zero to access external memory
- \overline{OE} of EPROM is connected to \overline{PSEN} of MC (because it is read only memory).
- $A_0 - A_{11}$ of EPROM is connected to $A_0 - A_{11}$ of MC
- \overline{CS} of EPROM is zero.
- $A_0 - A_{12}$ of RAM is connected to $A_0 - A_{12}$ of MC respectively.
- \overline{RD} & \overline{WR} of RAM is connected to \overline{RD} & \overline{WR} of MC respectively.
- \overline{CS} of RAM is zero.
- The 8-bit data lines ($D_0 - D_7$) of RAM & EPROM are connected to port '0' respectively. (It is multiplexed Address data bus given by $A_{D0} - A_{D7}$).

Note: A_{13}, A_{14}, A_{15} of MC are given NC

DAC Interfacing



- It has got two two analog o/p's given by v_+ & v_- whose currents are I_{out} & I_{out}
- It has got 8-bit digital Output given by B_1 to B_8
- It has got Supply voltage of V_{cc} & two reference voltages V_{ref}^+ & V_{ref}^- .
- It has got Compensation Resistor to avoid any loss in analog o/p.



Interfacing circuit

→ The digital data from port 0 (P_{0.0} to P_{0.4}) is sent to DAC for DAC conversion from B₁ to B₈ respectively.

→ Digital data is converted into Analog voltage which is shown by I_{out} at pin no: 4.

→ V_{cc} = 5V, V_{ref} = 0V, V_{ref}⁺ = 5V

Interlace DAC with 8051 & write ALP to generate (i) triangular wave with from 0 to 3V

with frequency 100Hz

(ii) Square wave of 0-5V with freq 500Hz

Since reference voltage is from 0-5V the maximum voltage swing is 5V.

$$\begin{aligned}\rightarrow \text{Resolution of DAC is given by} &= \frac{5}{2^8 - 1} = \frac{5}{255} \\ &= 0.0196V \\ &= 19.6mV\end{aligned}$$

→ Binary equivalent of '3V' is equal to $3/19.6mV = 153 = 99H$

$$f = 100Hz$$

$$T = \frac{1}{100} = 10^{-2} \text{ sec} = 10^4 \mu\text{sec}$$

Program:

Org 000H

Again : MOV A, #00H

continue MOV P0, A

INC A

CJNE A, #99H, continue


continue I : DEC A

MOV P0, A

CJNE A, #00H, continue

SJMP Again

end.



→ Originate to the Starting address.

→ Move digital value 8' 0's to Accumulator

→ from Accumulator ^{move} to Port zero

→ And from Port zero to

- Increment the accumulator value. (01H)
- Compare this incremented value with final value 99H & if it is not equal jump to the label continue & repeat the same process until it reaches 99H (positive ramp is generated).
- Present value is 99H & after decrementing we get 98H
- compare this decremented value with final value. 00H & if it is not equal jump to the label continue & repeat the same process until it reaches 00H (-ve ramp is generated).
- By this one triangular wave is generated.
- Short jump to the label again to generate continuous triangular wave.

(ii) ORG 0000H
MOV A, 00H

-Again : MOV P0, A


CPL A

SJMP AGAIN

END

$$f = 500 \text{ Hz}$$

$$T = 1/500 = 2 \text{ ms}$$



- Originate to starting address
- Digital bits of all zero's are moved to accumulator
- The contents of accumulator are moved to port zero & from there they are moved to DAC
- complement the Accumulator values
- To generate continuous Square wave we have to short jump to the label Again

Write a Program to display the message
'HELLO' on LCD

ORG 300H
My com: DB 38H, 0EH, 01, 06, 89H, 0 command and NULL
My data: DB "Hello", 0
End

$$P_{0.0} - P_{0.7} = D_0 - D_7 \quad P_{2.0} = R_S \quad P_{2.1} = R/W \quad P_{2.2} = E$$

ORG 0000H

MOV DPTR, #Mycom

C1: CLR A
MOVE A, @A+DPTR
ACALL COMNWRT
ACALL delay
INC DPTR
JZ Send_dat
SJMP C1

COMNWRT: Send command to LCD

MOV P0, A
CLR P2.0
CLR P2.1
SETB P2.2
ACALL delay
CLR P2.2
RET

Send_dat Send data to LCD

MOV DPTR, #My data

D1: CLR A

MOVC A, @A+DPTR

Acall datawr

Acall delay

INC DPTR

JZ Again

SJMP D1

Again: SJMP Again

Data wrt: write data to LCD

MOV P0, A

SETB P2.0

CLR P2.1

SETB P2.2

Acall delay

CLR P2.2

RET

DELAY :

MOV R4, #FFH

Here: DJNZ R4, Here; Stay until R4 becomes 00

RET

Note:

→ In my command & my data labels '0' is inserted intentionally to come out of the loop


→ For command mode 1, RS=0, R/W=0, 3, E=1, 4, E=0

→ For data mode 1, RS=1, 2, R/W=0, 3, E=1, 4, E=0

→ Note:

Whenever DPTR is used while moving the data use MRC instead of MOV

Communication Interfaces



Interfacing Ckt

Communication Interface :-

→ There are two types of communication interface.

Given by 1, Serial communication Interface

2, Parallel communication interface.

1) Serial communication Interface:

In this communication data is transmitted serially one bit after another & whole transmission consists of one Start bit, two Stop bits & one parity bit. One bit is used for transmission.

→ These 12 bits together are called as a transmission frame.

→ Start bit is used to indicate the starting of the frame.

→ Stop bit is used to indicate the end of the frame & parity bit is used for error detection.

→ Serial communication is similar to Asynchronous data transfer which requires no. of clock signals equals to no. of bits.

→ The O/p of one device acts as clock for another device in asynchronous mode.

→ It is slow in operation when compared to parallel communication.

Parallel communication:

In this communication, the bits are transmitted simultaneously & one clock is enough to initiate the task.

→ It is similar to Synchronous Communication.

→ It is fast in operation.

→ Error detection is not possible in parallel communication.

Modes Of communication:

There are three types of communications given by

(1) Simplex communication:

In this communication transmission takes place only in one direction.

e.g; TV, FM radio etc

(2) Half duplex:

In this communication transmission takes place

in both directions but not simultaneously

e.g: walking-talking.

3) full duplex communication: In this transmission takes place in both directions simultaneously

e.g: mobile.

Communication interfaces:-


There are two types of Communication interfaces given by on-board communication (device board level)

In this communication various peripherals in the SubSystems of the embedded products (or) communicated by means of various interfaces like I²C, SPI and UART.

(b) External communication:

In this communication the Subsystems of the embedded products communicate with the external world by the means of interfaces like RS232, USB etc.

I²C Bus Interfacing :-




- It is a bidirectional Synchronous half duplex communication interface used to communicate various peripherals in the system.
- It is a two-wire Serial bus interface.
- It was developed by Philips Semiconductor in the year 1980 to perform communication between processor and peripheral chips in TV.
- It has got two lines given by SCL (synchronous clock) & SDA (Serial data).
- In this communication there is only one master.

∴ It can have n-no. of slaves & it follows master Slave Communication.

- The communication is initiated by means of master by making SCL high & SDA low
- The master verifies the address of the slave by means of 7-bit or 10-bit address assigned to slave.
- The communication is achieved by means of Open drain (or) Open collector Configuration using 2.2kΩ pull up resistors.
- When master detects the address of the slave & after receiving acknowledgement it starts transmitting the data through SDA line.
- Various baud rates are supported by this communication interface given by ^(1st gen) 200kbps, ^(Present) 400kbps, ^(Present) 3.4Mbps.
- The communication is terminated by making SCL low & SDA high.

Serial Peripheral Interface



SPI Bus Interfacing

- It is a bidirectional full duplex synchronous Serial communication.
- It has got 4 lines given by MOSI (Master Out Slave In) ^{Slave In} → Master is transmitting data to slave.
- MISO (master in Slave out) → slave is transmitting to master.
- SCL → synchronous clock.
- ss → slave Select
- It follows master Slave communication in which master 1st identifies which slave wants

- to communicate with it.
- After receiving the acknowledgement from the slave master starts communicating.
- At times master can become slave & slave can become master.
- There is only one master & 'n' no. of slaves at any point of time.
- The scl is used to initiate the data transmission either from master to slave (or) from slave to master.
- Internally an 8-bit shift register is used from which the data is transmitted.
- It comprises of two registers given by control register:

This register holds the information of clock signal, baud rate & slave rate. The rate at which the master switches one slave to the another for transmission purpose is called slave rate.

2, status register: It contains the information of status of data transmitted (or) received.

- The master identifies the slave by the slave select
- The draw back of this SPI is it does not support multiple acknowledgement signals.


UART:

Every microcontroller has got an inbuilt UART which is used for serial communication & at port 3.0 & 3.1 given by TXD & RXD.

- The output of one device will act as clock to the other device.
- Along with the 8-bits of ASCII value of the character one start bit, one parity bit & two stop bits are appended for serial communication. This is also known as transmission frame.
- Start bit is used to indicate the starting of the frame.
- Parity bit is used for error detection.
- Stop bit is used to ending of the frame.
- Two stop bits are used for more authentication.

Q Security

- UART supports network handshaking signals controlling the serial data flow.
- National Semiconductors has developed first UART by the name 8250 for serial communication.



External Communication Interface:

There are two types of External communication interfaces. They are:

(1) RS232:

1. It is available in 9-pin & 25-pin configuration.

2. It is used to interface the computer system

with the peripheral.

→ It was developed in the year 1960 by

EIA (Electronics Industry association).

→ RS Stands for Recommended Standard & it is a full duplex wired asynchronous Serial communication.

→ RS uses two logics given by logic 0 b/n g-25V & it is termed as Space ^(OFF) & logic 1 b/n -3^{to}-25V & it is termed as mark. (ON)

→ RS-232 has got two ends given by DTE (Data terminal equipment) & DCE (Data communication equipment).

→ RS-232 supports different baud rates of 28kbpss, 380bpss, 9,600 bps


→ The range of Communication of RS-232 is 5 feet distance.

→ RS-422 is enhanced Version of RS-232 which is a Multi dropped communication & supports 400 feet distance whereas RS-232 is one-one


Communication. RS-422 acts as a modem for longer distance communication & it supports 10 devices.

→ RS-485 is enhanced version of RS-422 which supports 32 devices.

→ The pin configuration of RS-232 is 9 pin & 25 pin is given by



25pin RS-232



Pin Configuration of RS-232!

Pin no 1-Pin RS-232	Pin no 25 Pin AUI	Description
3	2	Transmit serial data
2	3	Receive serial data
7	4	Request to send
8	5	Clear to send
6	6	Data set ready
5	7	Ground
1	8	Data carrier detect
4	20	Data terminal ready
9	22	Ring indicator
-	1	frame ground
-	12	Secondary data carrier detect
-	13	secondary clear to send
-	14	Secondary transmit data
-	15	Timing clock (transmitter)
-	16	Secondary receive data
-	17	Rec timing clk (receiver)
-	18	Secondary request to send
-	19	Signal quality detector
-	20	No connection
-	21	"
-	22	"
-	23	"
-	24	"
-	25	"

Note 1: Ring indicator is normally used for indicating the incoming call on telephone line.

Note 2: The sequence of operations in RS-232 is

Given by 1, RTS

2, DTR

3, CTS

4, DSR

5, TXD

6, TC

7, RXD

8, RC

USB: (Universal Synchronous Bus):

→ USB is a wired high speed serial bus for data communication.

→ The first version was developed in the year 1995 by group consisting of INTEL, Microsoft, IBM, Compaq & digital Northern Telecom

→ USB has a Star topology & it can support 127 devices

→ USB transmits data in packets & the communication is initiated by host USB to other devices using OMCII i.e., Openhost control interface &


UHCF i.e., Universal host control Interface.

- In the topology we can have n.no.of hosts but only one host among them acts as master
- In USB there are two types of connectors given by 1, type-A connector 2, type-B connector.
- In type-A connector the communication takes place from host to Slave device.
- In type-B connector the communication takes place from Slave to host
- It has ^{got} four pins Given by

Pin.no	Name	Description
1	V _{BUS}	carrier power of 5v
2	D	Differential data carrier line
3	D ⁺	Differential data carrier line
4	GND	Ground

- Each USB has got two products 1, PID (product ID) , 2, VID (vendor ID.)

Note: These four ports have to be configured
by installing the dedicated drivers



The device connection topology.

④ Explain interfacing of 8051 with LCD to display message "HELLO".

5, Differentiate between Serial communication & parallel communication

6, Explain modes of Communication

7, Explain I²C

8) Explain SPI

9, Explain UART

⑩ Explain RS-232

11, Explain USB.

1/3/19

UNIT-IV

ARM processors

Advanced RISC Machine (ARM) Processors

developed in the year 1990's by 'Acron' Com.

→ There are various series of ARM processors given by ARM 1 to ARM 11.

→ ARM '7' is also known as Lpc 2148 which has got 3 stage pipe line given by 1, fetch
2, decode 3, execute.

→ ARM '9' is a '5' stage pipe line given by 1, fetch 2, decode 3, data buffer 4, data write 5, execute.

→ ARM is 32 bit micro controller which has 32 address lines & 32 data lines.


→ It can also operate as a 16-bit microcontroller which is known by ~~THUMB~~ THUMB Instruction

→ The speed of execution in ARM processor

is very fast, its code efficiency is very good.

& also it has low power consumption.

→ ARM processor is a load & store architecture in which the contents from one memory to another memory are not directly moved but they are moved from CPU registers.



→ ARM processor has got an inbuilt JTAG & "embedded ICE" codes for downloading & debugging the programs.


→ ARM instructions are executed in a single cycle.

→ ARM processors are used in high end applications like wireless telecommunications, portable computers, Smart cards, data communications etc.

whereas microcontroller are used in low end applications like home automation, home security etc.

→ ARM processors are based on RISC Concept
(Reduced instruction set computing)
whereas microprocessors & micro controllers uses CISC (complex instruction set computing)

ARM Processor - Architecture:



- ARM processor has 32 address lines & 32 data lines given by A₀-A₃₁ & D₀-D₃₁ hence it is called ^{as} 32-bit micro controller.
- The starting address of the program is fetched by address register and the next address is obtained by address incrementor by means of

incrementor bus.


- When an interrupt (or) call statement is generated it jumps to the call address from the main program & after executing the subprogram it return back to main program where it has stopped.
- The return address is stored in pc bus.
- It Comprises of 31-32 bit registers & 6 status registers to hold the status information.
- Instruction decoder is used to generate op-code. (convert ALP to MLL (or) LLL)
- The I/P data is given in read data register and the resultant data is given in write data register.
- A Bus & B Bus are used to share the work among them by means of Booth's Multiplier & Baral Shifter respectively before they are applied to ALU

→ barrel Shifter, Booth's Multiplier & ALU together work as combinational ckt.

Note: 1, Booth's multiplier & barrel shifter act as preprocessing device.

2, Booth's multiplier is used to perform multiplications & barrel shifter is used to perform Rotate & shift operations

Register Model of ARM :-



Current Program Status Register & Flags

- It consists 13-general purpose register along with
- Apart from it R13 acts as stack pointer which points to the top of the stack.
- R14 acts as link register which has return address of sub programs.
- R15 acts as pc which comprises of return address data.
- ARM processor comprises a status register called as CPSR which saves the current program.
- It comprises of 4 conditional flags given by
 - 1) Negative flag: This flag is set when result is -ve number (MSB=1)
 - 2) Zero flag: This flag is set when the result is '0'
 - 3) Carry flag: This flag is set when there is a carry from 7th bit to 8th bit.
 - 4) Overflow flag: This flag exists when it has 2³² 7th bit of CPSR; This bit is set when there is a interrupt request of least priority (markable interrupt)
 - 5) 6th bit of CPSR: (FIQ) fast interrupt request is set if there is an interrupt of highest priority (NMI)
- 5th bit of CPSR: If T=0 it acts as 16-bit (sic thumb instruction). If T=1 32-bit MC which is arms controller

Operating modes of ARM:

→ ARM processor has total of 7 operating modes.

1) System mode:

This mode is used to run the application code.

→ CPSR is used to store the current program.

→ User mode:
This mode is also similar to System mode to

run the application code.

3, FIQ Mode:

This mode is used to enable the fast interrupt request which has highest priority (NMI) while executing the application code.

→ CPSR is used to store the current program.

→ SPSR is used to store the saved program (or) previous program.

4) IRQ Mode:

This mode is used to enable the interrupt request of least priority (MI) while executing the application code.

→ CPSR & SPSR are used to store the current & previous program respectively.

5, Supervision Mode:

This mode is used to access hardware (or)

Os calls

- CPSR & SPSR are used to store current & previous program respectively.


(c) Abort:

- If an instruction (or) data is fetched from invalid memory an abort exception will be gen.


(d) undefined Instruction mode:

- If a fetched opcode is not an ARM instruc & undefined exception will be generated.


- CPSR & SPSR are used to store current & System/ user fast interrupt request



CPSR



CPSR
SPSR-fiq



Difference between RISC & CISC processors:

RISC

- 1) Simple instructions with one clock cycle (Average clock per instruction, CPI is 1.5).

- 2) Few instructions (very primitive).

CISC

- 1) Complex instructions with multiple clock.

Avg CPI is 2.

- 2) More instructions (very complex).

1) Multiple Register set	3, Single Register set.
4) Highly pipe lined	4, less pipe lined.
5) Execution time is less	5) Execution time is more
6, Does not require external memory for calculations	6, Require external memory for calculation.
7, ex: -ARM processor, COTEX processor	7, ex: Mp, Ic.
8, High end applications like Mobile communication, image-video applications, telecommunications etc.	8, Low end applications like Home automation, Security etc.

13/05/19

Pipe line:

- ARM Processor utilized pipelining (as) multitasking concept and thereby it speeds up the execution process with respect to various instructions.
- The Speed of the ARM processor is directly proportional to pipelining that takes place in

ARM processor.

- for example, let ARM processor performs 3 instructions given by add, sub, compare.
- The processor fetches the address of the addition instruction. The other instructions like subtraction, compare remains idle.
- when the processor decodes the addition instruction fetching of address of subtraction takes place.
- when processor executes the addition instruction simultaneously decoding of subtraction instruction and fetching the address of compare instruction takes place.
- Each instruction takes one cycle and to execute all these 3-instructions a total of 5 cycles is required.
- ARM-7 executes 3-Stage pipe line given by fetching, decoding and executing.
- ARM-9 processor executes 5-stage pipe line given fetching, decoding, data buffer, data write and executing.


ARM-10 executes 6-stage pipeline given by fetching, issue, decoding, data buffer, data write and execute.

Note:


→ Th of ARM-9, ARM-10 processor is very high when compared to ARM-7 processor.

→ Th ARM-9 Processor is 130% high than ARM-7 processor and ARM-10 is 34% high when compared to ARM-7 processor.


ARM-7




ARM-9



ARM-10





Exceptions / Interrupts of Interrupt vector table.

- Exceptions are the interrupts that are been performed by the processor other than the operations.
- The interrupts are executed by going to their respective interrupt service routine address.
- After the interrupt is executed they are returned back to the main program where they have stopped.
- All the interrupts of ARM processor are stored in a common place called interrupt vector table.

- They are located either from the Starting address 0x0000 0000 (lower address) (or) from 0xFFFF 0000 (higher address).
- There are various interrupt given by
 - i) Reset: By means of these exception the Program starts again from beginning.
 - ii) Undefined: By means of this exception ARM Processor is unable to identify opcode.
- 3, Software Interrupt: By means of this exception Programmer himself will introduce the interrupt for debugging purpose.
- 4) i) Prefetch Abort: By means of this exception invalid address is selected.
- ii) Data Abort: By means of this exception invalid data search is done.
- 5, Reserved: By means of these exception Special purpose interrupt are generated.
- 6, Interrupt Request:- By means of this exception least priority (or) maskable interrupts are

the starting generated.

(ii) (or) from
by
on the
ARM

fast interrupt request (FIR): By means
of these exception highest priority condition
markable interrupt are generated.

Note: Each interrupt take $4 \times 8 = 32$ bits of
address and thus for a total of $8 \times 32 = 256$
address space is allocated for INT.

exception	INT Exception/Interrupt	Short end	-Address L - H
Reset	Programmer	Reset	0x00000000 0xFFFF0000
exception	undefined op-code	UNDEF	0x00000004 0xFFFF0004
	Software interrupt ? ps	SWI	0X00000008 0xFFFF0008
Hi	Prefetch Abort	PABT	0x0000000C 0xFFFF000C
	Invalid		
	Data Abort	DABT	0x00000010 0xFFFF0010
	search		
	Reserved		0x00000014 0xFFFF0014
tion	Interrupt Request	IRQ	0x00000018 0xFFFF0018
	Fast Interrupt Request	FIRQ	0x0000001C 0xFFFF001C

ARM Instruction SET:

- ARM processor are responsible for conditional execution statements which thereby reduces the no. of instructions, computation time period & increases the code efficiency.
 - ARM Processor when acting as 16 bit IIC is called as thumb instruction & the conditional execution in 'IT' is denoted by 'IT' instruction.
 - The presence of parallel Shifter in barrel shifter in ARM Processor is responsible for reducing the instructions.
 - To multiply two numbers & to store the result at taken only one instruction.
 - The Standard Syntax used in ARM processor is MNEMONIC {s}, {condition} {Rd}, operand1 & operand 2.
- MNEMONIC → Short name of the instruction
- {s}
- If s is Specified, the conditional flags are updated.

- {condition}- condition to be met in order for execution.
- {Rd?}- Destination register the result is stored.
- Operand 1- It is the 1st operand which can be either a register (or) an immediate value.
- Operand 2- It is the 2nd operand which can be immediate value (or) a register with optional shift.
- Few instructions are given by
 - ADD, R0, R1, R2
 - The contents of R1 & R2 are added & stored in R0 ADD R0, R1 # 2
 - The contents of R1 is added with immediate value 2 & the result is stored in R0
MOV R0, R1, LSL # 1
 - The content of R1 is logically shifted leftwards by 1 bit & the result is stored in R0
 - If R1 = 2
R1 is multiplied with 2 after LSL operation & result 4 is stored in R0.

Note: The whole streams are moved leftward by 1 bit which is equivalent to multiplying by 2.

Most often used -ARM instructions:

- 1, MOV - Move data
- 2, MVN - Move & negate
- 3, ADD - Addition
- 4, SUB - Subtraction
- 5, MUL - Multiplication
- 6, LSL - Logical shift left
- 7, ASR - Arithmetic Shift right
- 8, ROR - Rotate right without carry
- 9, CMP - compare
- 10, AND - Bitwise AND
- 11, OR - Bitwise or
- 12, EOR - Bitwise exclusive OR
- 13, LDR - Load data (similar to write operation)
- 14, STR - Store data (similar to read operation)
- 15, LDM - Load multiple.

16, 3PM -
17, Push -
18, POP -
19, B -
20, BL -
21, BX -
22, BLX -
23, SWI -

Data processing

→ Manipulation like multiply & divide
→ ARM processor for processing
→ The carry result of bit shifts
→ @ N-1 (0) MSB

16, SPM — Store multiple.

17, PUSH — Push on Stack

18, POP — Pop on Stack

19, B — Branch

20, BL — Branch with link

21, BX — Branch with exchange

22, BLX — Branch with link & exchange

23, SWI — System call.

Data processing Instructions:

→ Manipulating data within the registers like MOVE, Arithmetic, Logical, compare and multiply instructions comes under this category.

→ ARM processor utilizes barrel shifter for preprocessing operations.

→ The carry flag is set from the result of the barrel shifter as the last bit shifted out.

→ N-flag is determined by the 31^{st} bit
(or) MSB bit.

→ Move Instructions:

Mov Move 32 bit value to the register

$$R_d = N$$


MVN Move the not of 32 bit value into
the register.

$$R_d = -N$$

→ Preprocessing Operations in barrel shifter
are completed within one cycle.

→ If barrel Shifter Shifts the logical bits
by one bit is equivalent to multiplying by
 $2^1 = 2$ (2-bit $2^2 = 4$), 3-bit $2^3 = 8 \dots$)

→ If barrel Shifter Shifts the bits logically
by right by one bit it is equivalent to
dividing by $2^1 = 2$ (for 2-bit $2^2 = 4$, 3-bit $2^3 = 8$,



MOV R4 / Y5 LSL #12

previous data


$$R4 = 8$$

$$Y5 = 5$$


present data

$$Y5 = 5$$

$$R4 = 20$$



Barrel Shifter Operations (LSL #1)



Barrel Shift operation Syntax for data processing instructions.

Shift operation

Syntax

1) Immediate

#

2) Register

Rm

3, Logical shift left by
immediate

Rm, LSL # Shift - m

4) Logical shift left by
Register

Rm, LSL Rs

5, Logical shift right by
immediate

Rm, LSR # shift - m

6, Logical shift right
with register

Rm, LSR Rs

7, Arithmetic shift right
by immediate

Rm, ASR # shift - m

8, Arithmetic shift right
by register

Rm, ASR Rs

9, Rotate right by
immediate

Rm, ROR # shift - m

10, Rotate right by
register

Rm, ROR Rs

Program Status Register instruction:

- There are two types of Status Register given by CPSR & SPSR.
- When there is a transfer of data either from CPSR (or) SPSR into a register in reverse direction it is called MRS instruction.
- It is denoted by $R_d = PSR$
- When there is a transfer of data from register to CPSR (or) SPSR it is called MSR instruction.
- The data transfer can be either from register (or) immediate value. It is denoted by $PSR \left(\begin{matrix} \text{fields} \\ \swarrow \quad \uparrow \end{matrix} \right) = R_m$
- $PSR \left(\begin{matrix} \text{fields} \\ \swarrow \quad \uparrow \end{matrix} \right) = imm$
- Together MRS & MSR perform read write operation.
- The fields Comprises of the Syntax given by $c(\text{constant}) \quad a(\text{extension}) \quad s(\text{status}) \quad f(\text{flags}) \quad \left\{ \begin{array}{l} \text{fields} \end{array} \right\}$

→ Syntax:

MRS {<cond>} {Rd, | <cpsr/spsr>}

MSR {<cond>} {<cpsr/spsr> - <fields>, Rm}

MSR {<conds>} {<cpsr/cpsr> - <fields>, imm}

PSR byte fields:
31 30 29 28 N Z C V 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

← flags (24:3) → status (16:2) * extension (8:15) → control (0:7)

Software interrupt instructions:


The Software interrupt instructions is denoted by SWI.

→ It is the mechanism for calling operating System Subroutine applications (or) other hardware plugin's.

Syntax:-

SWI {<cond>} SWI-number

→ There are 'm' no. of Software Interrupt which is given by the SWI-number.



→ The Program Counter is responsible for storing the next byte of instruction that has to be executed after SWI.

→ LR register (Link address register) is responsible for storing the return address.

Branch Instructions:

ARM-5 processor in general has 4 types of branch instruction sets whose syntax is

Given by $B \{ \text{cond} \} \text{ label}$

$BL \{ \text{cond} \} \text{ label}$

$BX \{ \text{cond} \} Rm \rightarrow m=0-12$
Register acts as a pointer which points to some address

$BLX \{ \text{cond} \} \text{ label/Rm}$

B	Branch	PC = label
BL	Branch with label	PC = label LR = add of next instruction after BL
BX	Branch exchange	PC = Rn x 0ffffffe T = Rm & 1
BLX	Branch exchange with link	PC = label T = 1 PC = Rn x 0ffffffe LR = add of next instruction after BLX

Note: when $T = Rm \& 1 \rightarrow$ It operates

in Thumb mode (16-bit inc) & $Rm = 2^{14} =$
link address

\rightarrow In $PC = 2^{15} \rightarrow$ next byte of data is stored
after interrupt (or) Branch.

\rightarrow In $PC = 2^{14} \neq$ Link address \rightarrow next byte of
address after interrupt are executed

Load & Store architecture Instructions:

- In general for memory to memory data transfer the time taken is more to avoid this (or) to increase the efficiency of the instructions (or) to reduce the time period load & store instructions are used.
- first the data is transferred from memory to cpu register which is called load & then cpu register to memory which is called store.
- The overall time period is taken is very less when compared to memory to memory data transfer.
- There are 3-types of load & store instructions given by.
 - 1, Single register transfer (LDR/STR)
 - 2, Multiple register transfer. (LDM/STM)
 - 3, SNAP

- The Syntax for load & store is given by

$\langle LDR/STR \rangle \{ \langle cond \rangle \} \{ B \} Rd, \text{ addressing}$

$LDR \{ \langle cond \rangle \} SB, H/H S/H Rd, \text{ addressing}$

$STR \{ \langle cond \rangle \} H/Rd, \text{ addressing}$

where SH is Signed Half word

H is Half word

SB is Signed byte

Questions:

- 1) Explain about the introduction of ARM processor.
- 2) Explain ARM processor architecture.
- 3) Explain the Register Organisation of ARM processor.
- 4) Explain the Operating model of ARM.
- 5) Differentiate b/n RISC & CISC.
- 6) Explain the pipelining.
- 7) Explain about Exceptions & IVT.
- 8) Explain about PSR instructions.
- 9) Explain about Data processing Instructions.

10, Explain SWI

11, Explain about branch Instructions

12, " Load & Store

loop head after all find pos in 2ⁿ file

loop length n of file open memory p

read-p data - print every byte to p

2ⁿ pos n-1 print all

updated pos n p data read from file

if file has loaded then p = pos

read p+1 data compare with s[1]

if equal then p = p + 1 else p = pos

update pos p print s[1]

read p+1 data compare with s[2]

if equal then p = p + 1 else p = pos

23/3/19

UNIT-V

COREX Processor

- The enhanced version of -ARM processor is called as COREX processor.
- It is a 64 bit Ic with high Speed of execution more no. of instruction sets & ^{high} 9-stage & 11-stage pipe lining like 9-stage & 11-stage pipe lining etc.
- It uses the concept of RISC technology & mainly used in high end applications like Smartphone iPhone 6s, FS series, Satellite applications, IOT applications etc
- The hardware & Software associate with the COREX processor is costly when compared to the -ARM processor.
- COREX processor is used in wide range of applications like Mobile phones, Gaming Consoles, automotive navigation & entertainment systems.

→ It consumes less power in the range of 300mW. As a result heat dissipation is very less resulting in lesser packaging & integration cost.

→ CORTEX processor uses THUMB-2 technology in which instruction set combines 16 & 32-bit instructions to improve code density & performance.

→ In THUMB-2 technology it adds 130 additional instructions to thumb & removes the need to switch b/w ARM processor & THUMB-1 operation mode.


→ CORTEX processor uses NEON technologies for media & signal processing applications like audio, video, & 3D graphics.

→ It is a 64/128 bit hybrid SIMD technology & it has its own register files & execution pipe lines which are separate from the main ARM integer pipeline.

- It can handle both integer & floating for more accuracy & precision.
- CORTEX-A8 process can decode MP4, H.264, EVA videos at 30 frames per sec at 25 MHz & 16-point H.264 video.
- Video at 350 MHz
- CORTEX Process uses trust zone technology to ensure data privacy & protection.
- NEON technology enables Software Solution to data processing applications like installing new softwares & device drivers.

- It can handle both integer & floating for more accuracy & precision.
- CORTEX-A8 process can decode MPEG-4A videos at 30 frames per sec at 275 MHz & 16-point H.264 video video at 350 MHz
- CORTEX Process uses trust zone technology to ensure data privacy & protection.
- NEON technology enables Software Solution to data processing applications like installing new softwares & device drivers.

Cortex Processor Architecture



→ cortex processor is available in
various versions like cortex M0, cortex M1,--
--- cortex M8.

→ cortex M0 - cortex M8 are 32-bit MC's
& from cortex M9 onwards 64-bit MC's

Cortex - M0

Nested vector interrupt controller

→ It is similar like INT where all the
interrupts are executed by going to the

- Recursive IP Address
- Nested interrupts are where interrupt one within interrupt.
 - Cortex processor allows many nested interrupts which are not allowed in any other ARM processor.

Wakeup Interrupt Control Interface :-

- This interface is responsible for waking up the cortex processor which is in sleep mode in order to perform highest priority instructions.

Note: Each instruction consists less than 1 cycle in cortex processor. As a result there is feasibility for the cortex processor to go into sleep mode.

- Advanced High Bus Lite Interface:
- By the means of advanced high bus for data there is a feasibility of data transfer to take place for high speed application.

- ans. \$

→ In normal applications where data rate is very low. Normal cortex processor data bus is enough to cater the requirements.

Data watch point:

→ This provides the feasibility for monitoring & checking the data at any instant of time in the available registers.


Break point:

→ At any instant of time the program execution can be stopped & debugged for finding out the errors in the computation.

Debug Access Port:-

Externally also it can debug the program using JTAG port connector.

Note: → ARM cortex M0 processor is used for low power consumption & lowest cost among the available cortex processor.



Memory Protection Unit:

- flash memory is used in most of the real-time applications & MPU protects the data from getting corrupted.
- SRAM is used to store the data of the program.

Note: Erasing of bit of information in flash memory is done at single

where as
bit by bit
low latency
→ latency states
→ wait states
peripherals
to the processor
→ the less better the

Micro trace

- Tracing is the buffer of CORTEX processor
- This CORTEX like lowest power


whereas in other memories it is done bit by bit. It is a time consuming process.

Low latency I/O Interface:-

- Latency refers to the no. of wait states.
- Wait States are introduced for the peripherals which are slow to respond to the processor.
- The less the no. of wait states the better the performance.

Micro trace Buffer:

- Tracing of data at micro level is done in the buffer which stores the data in CORTEX processor.
- This CORTEX processor is used in applications like lowest power consumption & energy efficient.




- cortex M4 processor is an enhanced version of cortex M0, M1, M2, M3 processor with DEP extension
- It can perform Signal processing applications like Noise removal, Dividing the signal into different frequency bands, Amplifying the signal strength etc.
- The Op-code of cortex processor is stored in flash memory.

→ The
 in S-
 → Both
 protect
 → cort
 opera
 → SIM
 → ITM +
 → ITM +
 → Serial
 → There
 level

- 2) It can perform signal processing applications like noise removal, dividing the signal into different frequency band, amplifying signal strength etc.
 - 3) The opcode of cortex processor is stored in flash memory.
 - 4) The data of the cortex processor is stored in SRAM.
 - 5) Both this flash memory & S-RAM are protected from getting corrupted by MPU.
 - 6) cortex M processor performs floating point operations by means of FPU.
 - 7) SIMD stands for Single instruction multiple data
 - 8) ITM Trace - Instrumentation trace micro viewer
 - 9) ETM Trace Embedded trace micro viewer
 - 10) Serial wire trace viewer.
- } } }
- 11) These 3 traces are responsible for microlevel analysis of data performance.

* Register organisation of CORTEX processor:

- 1) Similar like arm processor CORTEX processor has 16bit register out of this 13 registers (R_0-R_{12}) are used as general purpose registers for storing data & performing various data transfer & copy operations.
- 2) R_{13} register is used as stack pointer which points to the top of the stack.
- 3) Important data is stored in stack Segment whenever processor wants to retrieve the data it can retrieve the data from stack.
- 4) R_{14} register is used as link address which specifies the address of external or internal interrupt.
- 5) R_{15} register is the program counter which stores the next byte of instruction that has to be executed after the completion of interrupt.



Note:

- 1) CORTEX M0-M8 processors are 32 bit microcontrollers which uses 32 bit registers & from CORTEX M7 onwards they are 64 bit microcontrollers.
- 2) It uses 64 bit registers.

* OMAP processor (open multimedia application platform);

1) Texas instruments have developed these OMAP processors.

which has a series of image & video processors.

2) SOC (System on chip) was developed for portable & mobile multimedia applications which is a part of OMAP processors.

3) OMAP processor includes general purpose ARM processor with 1 or 2 specialized co-processors.

4) It is similar to TMS - 320C DSP processors.

5) ST microelectronics & TI have developed OMAP processor.

in the year 2003 which facilitates 2.5 & 3G mobile phones.

6) OMAP processors ruled till 2011, when it lost its credibility.

To qualcom snap drag on Sep 26th 2012.

7) The last OMAP-5 chips were released in the year 2013.

Note:

platform is an environment where hardware & software can be executed.

Q) OMAP processor can be divided into 3 groups based on

i) high performance application processors

ii) Basic multimedia application processors

iii) Integrated modem application processor

J) High performance application processors:

In this there are 5 types of OMAP processor given by:

a) OMAP1

b) OMAP2

c) OMAP3

d) OMAP4

e) OMAP5

a) OMAP1:

- 1) they are used in Smartphones
- 2) they are used with operating systems like Symbian, Linux & android.
- 3) It is used in personal computers, audio & video application.
- 4) Eg: Nokia 770, Tablets
- 5) There are various versions in OMAP1 given by:
 - i) OMAP171X - operating frequency is 220mhz & 90nm technology.
 - ii) OMAP162X - 204mhz operating frequency & 130nm technology.
 - iii) OMAP161X - 204mhz operating frequency & 130 nm technology.
 - iv) OMAP1510 - 168mhz operating frequency & 90nm technology.

b) OMAP2:-

- 1) This processor is used in internet tablets & mobile phones.
- 2) It has got various versions given by:-

OMAP2431 — 330MHz & 90nm technology.

OMAP2430 — 330MHz op freq & 90nm technology

OMAP2420 — 330MHz & 90nm technology

- 3) OMAP-3
- 1) This processor is used in images, video, audio (IVA2 application)

2) It comprises of 12 megapixels resolutions

Note: pixel is the main part of picture element &

more the resolution better the quality.

- 3) OMAP-3 is available in various versions given by:-

OMAP3410, OMAP3420, OMAP3440, OMAP3503, OMAP3515

OMAP3525, OMAP3620 all these versions uses 65nm technology.

4) OMAP 3611, OMAP3621, OMAP3622, OMAP3630, OMAP3640,
all these versions uses 45nm technology

d) OMAP-4:

- 1) It comprises of dual core ARM cortex A9 with two ARM cortex M0 processors.
- 2) It is used in IVA3 accelerator.
- 3) It is used in Video encoding & decoding applications.
- 4) By means of encoding & decoding security & authentication comes into picture.

5) OMAP-4 is available in various versions given by:
OMAP 4480, OMAP4460, OMAP4470 which uses 45nm technology.

e) OMAP-5,

- 1) It comprises of dual core ARM cortex M0 processors.
- 2) It has got 2 versions given by:-


OMAP5430 & OMAP5432, which uses 28nm technology.

03/04/19

* OMAP processor Architecture:

I) Serial interface:

- 1) VART: (universal asynchronous receiver transmitter)
• It is a standard serial communication interface.
• It is used for bidirectional communication.
- 2) QSPI: (Quad serial peripheral interface): It provides a full-duplex serial interface with flash memory to read & write data.
- 3) MC SPI: (Master slave controller serial peripheral interface): It can interface a maximum of 4 slaves & 1 master. It is used for full duplex serial communication.
- 4) MCBSPI (multi channel buffered serial port): It can interface with DSP kits, coders etc.
- 5) I²C: (inter integrated circuit):
• It is a serial bus for connecting the components.
- 6) CAN (controller area network):
• It is a serial bus for connecting the components.



II) Program | Data | storage:-

- 1) RAM (Random access memory)
- 2) SATA (serial AT attachment) : It is a computer bus interface which connects host bus adapter to an interface which connects host bus adapter to storage devices like optical drives, solid state drives, hard disk drives
- 3) MMC (Multimedia card storage)
- 4) SD (Secure digital card storage)
- 5) DMM (Data mobility manager)
- 6) DDR (Double data rate SDRAM)

III) Peripherals:-

- 1) USB (universal synchronous bus): It is for a external communication purpose.

IV) System:-

- 1) PLL (phase locked loop)
- 2) GPIO. General purpose Input / output pins

- 3) PWM (pulse width modulation)
- 4) CAP (carrierless amplitude phase modulation): It is one type of QAM.
- 5) QEP (quadrature encoder used in pulse width modulation)
- VI) Connectivity
- 1) AVB (audio video Bridging)
- 2) EMAC (Ethernet media access control)
- 3) Gig: (Giga bit)
- 4) MLB (Major league baseball video content): It contains 40 Gbyte
- VII) OMAP processor comprises of 1 general purpose ARM processor i.e., A15 (written A15) & 2 specialized cortex processors (A4)
- VIII) IVATD (image video audio high dimension): The resolution is 1080 pixel resolution
- VIII) MMU (Memory management unit)

Note:

Effective utilization of memory is called memory management.

SDMA (spacial division multiple access): It is a channel access method used in mobile.

Questions:

- 1) Explain fundamentals of cortex processor?
- 2) With neat diagram explain the architecture of cortex M0?
- 3) With neat diagram explain the architecture of cortex M1?
- 4) With neat diagram explain the architecture of cortex M4?
- 5) Explain the fundamentals of OMAP processor
- 6) With neat diagram explain the architecture of OMAP processor.
- 7) Explain the register organisation of cortex processor?