

4-bit Carry Save Multiplier RTL to GDS

Project Report

Submitted by

Your Name: B. Ranjith

Roll No: 123EC0037

Department of Electronics and Communication Engineering

IIITDM Kurnool

Under the Guidance of

Dr. Ranga Babu

November 2025

Contents

1	Introduction	3
2	Design Flow	3
3	RTL Design (Source Code)	3
4	Testbench	4
5	FPGA Pin Mapping (XDC Constraints)	4
6	Simulation Results	5
7	Schematic and Layout	5
8	FPGA Implementation	5
9	Results	5
10	Conclusion	6

1. Introduction

This project presents the RTL-to-GDSII design flow of a **4-bit Carry Save Multiplier (CSM)**. The objective is to design, verify, synthesize, and implement the multiplier on FPGA and ASIC platforms. The design was verified in Vivado, simulated using behavioral testbenches, and synthesized for hardware implementation.

2. Design Flow

The steps followed for the 4-bit Carry Save Multiplier are:

1. RTL design using Verilog HDL.
2. Functional verification using testbench and simulation.
3. Synthesis and implementation on FPGA (ZedBoard).
4. Post-synthesis simulation and timing analysis.
5. Physical layout (place & route) and generation of GDSII.

3. RTL Design (Source Code)

The Verilog source code for the 4-bit Carry Save Multiplier is given below:

Listing 1: Verilog RTL of 4-bit Carry Save Multiplier

```
1 module carry_save_multiplier_4bit (
2     input  [3:0] A,
3     input  [3:0] B,
4     output [7:0] P
5 );
6     wire [3:0] pp0, pp1, pp2, pp3;
7     wire [7:0] s1, s2, s3;
8
9     // Partial Products
10    assign pp0 = A & {4{B[0]}};
11    assign pp1 = A & {4{B[1]}};
12    assign pp2 = A & {4{B[2]}};
13    assign pp3 = A & {4{B[3]}};
14
15    // Align partial products
16    assign s1 = {4'b0, pp0};
17    assign s2 = {3'b0, pp1, 1'b0};
```

```

18     assign s3 = {2'b0, pp2, 2'b0};
19     wire [7:0] pp4 = {1'b0, pp3, 3'b0};
20
21     // Stage-wise addition
22     wire [7:0] sum1, sum2, sum3, carry1, carry2, carry3;
23     assign {carry1, sum1} = s1 + s2;
24     assign {carry2, sum2} = sum1 + s3;
25     assign {carry3, sum3} = sum2 + pp4;
26
27     // Final output
28     assign P = sum3 + carry3;
29 endmodule

```

4. Testbench

The testbench used for functional verification is shown below:

Listing 2: Testbench for 4-bit CSM

```

1  `timescale 1ns / 1ps
2  module tb_carry_save_multiplier_4bit;
3      reg [3:0] A, B;
4      wire [7:0] P;
5
6      carry_save_multiplier_4bit uut (.A(A), .B(B), .P(P));
7
8      initial begin
9          $monitor("Time=%0t A=%b B=%b -> P=%b (%d)", $time, A, B, P, P);
10         A=4'b0011; B=4'b0101; #10;
11         A=4'b1111; B=4'b1111; #10;
12         A=4'b1010; B=4'b0110; #10;
13         A=4'b0001; B=4'b0010; #10;
14         A=4'b1000; B=4'b0011; #10;
15         $finish;
16     end
17 endmodule

```

5. FPGA Pin Mapping (XDC Constraints)

The XDC file connects switches as inputs and LEDs as outputs on the ZedBoard.

Listing 3: XDC Pin Mapping

```

1  ## SWITCHES for Inputs A[3:0] and B[3:0]

```

```

2 set_property PACKAGE_PIN F22 [get_ports {A[0]}]
3 set_property PACKAGE_PIN G22 [get_ports {A[1]}]
4 set_property PACKAGE_PIN H22 [get_ports {A[2]}]
5 set_property PACKAGE_PIN F21 [get_ports {A[3]}]
6 set_property PACKAGE_PIN H19 [get_ports {B[0]}]
7 set_property PACKAGE_PIN H18 [get_ports {B[1]}]
8 set_property PACKAGE_PIN H17 [get_ports {B[2]}]
9 set_property PACKAGE_PIN M15 [get_ports {B[3]}]
10
11 ## LEDs for Output P[7:0]
12 set_property PACKAGE_PIN T22 [get_ports {P[0]}]
13 set_property PACKAGE_PIN T21 [get_ports {P[1]}]
14 set_property PACKAGE_PIN U22 [get_ports {P[2]}]
15 set_property PACKAGE_PIN U21 [get_ports {P[3]}]
16 set_property PACKAGE_PIN V22 [get_ports {P[4]}]
17 set_property PACKAGE_PIN W22 [get_ports {P[5]}]
18 set_property PACKAGE_PIN U19 [get_ports {P[6]}]
19 set_property PACKAGE_PIN U14 [get_ports {P[7]}]

```

6. Simulation Results

The simulation was performed in Vivado. The waveform below shows correct multiplication outputs.

7. Schematic and Layout

The synthesized RTL schematic and physical layout views are shown below.

8. FPGA Implementation

The design was implemented on the Digilent ZedBoard FPGA. The product output is displayed on LEDs.

9. Results

The 4-bit Carry Save Multiplier successfully computes partial products and sums them in a carry-save manner. Simulation and hardware outputs confirm correct operation.

- RTL and behavioral simulation verified in Vivado.



Figure 1: Functional Simulation Waveform in Vivado

- FPGA implementation successfully performed on ZedBoard.
- Layout and GDSII generated after synthesis and P&R.

10. Conclusion

The 4-bit Carry Save Multiplier was designed and implemented using Verilog HDL, verified through simulation, and realized on FPGA hardware. The design can be extended to 8-bit or 16-bit versions for higher performance.




Figure 2: RTL Schematic of 4-bit Carry Save Multiplier




Figure 3: Layout View after Place and Route




Figure 4: Hardware Implementation on ZedBoard