# Adición de un periférico a un SoC


Hortensia Mecha Pablo García del Valle, David Atienza Alonso




Starting point – ISE project :




- Puede llamarse desde el menú programs en windows: EDK -> Accesories -> Create and Import Peripheral Wizard
- O desde dentro de EDK. Menu Hardware -> Create or Import Peripheral

























































































- Modificar el periférico:
  - Abrir el proyecto ISE
  - Integrar el código del periférico en el fichero user\_logic.vhd
  - Actualizar los puertos de in/out en el fichero \*.vhd para añadir todos los que queramos
  - Actualizar los puertos de in/out en el fichero ".mpd"







#### -- Librerías

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library proc_common_v2_00_a;
use proc_common_v2_00_a.proc_common_pkg.all;
use proc_common_v2_00_a.ipif_pkg.all;
library plbv46_slave_single_v1_00_a;
use plbv46_slave_single_v1_00_a.plbv46_slave_single;
library mi_coprocesador_v1_00_a;
use mi_coprocesador_v1_00_a.user_logic;
```



#### **Entity** Genéricas entity mi\_coprocesador is generic -- ADD USER GENERICS BELOW THIS LINE -------USER generics added here -- ADD USER GENERICS ABOVE THIS LINE -------- DO NOT EDIT BELOW THIS LINE ------- Bus protocol parameters, do not add to or delete C\_BASEADDR : std\_logic\_vector := X"FFFFFFF; C\_HIGHADDR : std\_logic\_vector := X"00000000"; C SPLB AWIDTH : integer := 32;C SPLB DWIDTH := 128; : integer C\_SPLB\_NUM\_MASTERS : integer := 8: C\_SPLB\_MID\_WIDTH : integer := 3; C\_SPLB\_NATIVE\_DWIDTH : integer := 32;C SPLB P2P := 0: : integer C SPLB SUPPORT BURSTS : integer := 0;C SPLB SMALLEST MASTER : integer := 32; C\_SPLB\_CLK\_PERIOD\_PS : integer := 10000;:= "virtex5" C FAMILY : string -- DO NOT EDIT ABOVE THIS LINE -----



#### **Entity** puertos

```
port
 -- ADD USER PORTS BELOW THIS LINE -----
 -- USER ports added here
 -- ADD USER PORTS ABOVE THIS LINE -----
 -- DO NOT EDIT BELOW THIS LINE -----
 -- Bus protocol ports, do not add to or delete
                    : in std_logic;
 SPLB_Clk
                    : in std_logic;
 SPLB_Rst
 PLB_ABus
                    : in std_logic_vector(0 to 31);
 PLB UABus
               : in std_logic_vector(0 to 31);
 PLB PAValid
               : in std_logic;
 PLB SAValid
               : in std_logic;
 PLB_rdPrim
               : in std_logic;
 PLB_wrPrim
               : in std_logic;
 PLB_masterID
                : in std_logic_vector(0 to C_SPLB_MID_WIDTH-1);
 -----y unas cuantas más
```



### Arquitectura

architecture IMP of mi\_coprocesador is

```
------ Definición de ctes para protocolo bus
-------Señales de bus
-- IP Interconnect (IPIC) signal declarations
------
signal ipif_Bus2IP_Clk : std_logic;
signal ipif_Bus2IP_Reset : std_logic;
signal ipif_IP2Bus_Data : std_logic_vector(0 to IPIF_SLV_DWIDTH-1)
```



```
begin
-- instantiate plbv46_slave_single
 _____
PLBV46_SLAVE_SINGLE_I: entity plbv46_slave_single_v1_00_a.plbv46_slave_single
 generic map
  C_ARD_ADDR_RANGE_ARRAY
                               => IPIF_ARD_ADDR_RANGE_ARRAY,
  C_ARD_NUM_CE_ARRAY
                            => IPIF_ARD_NUM_CE_ARRAY,
                     => C_SPLB_P2P,
  C_SPLB_P2P
 port map
 (SPLB_CIk
                    => SPLB_Clk,
  SPLB_Rst
                    => SPLB_Rst,
                    => PLB_ABus,
  PLB_ABus
  PLB_UABus
                    => PLB_UABus,
  PLB_PAValid
                    => PLB_PAValid,
  PLB_SAValid
                     => PLB_SAValid,
                     => PLB_rdPrim,
  PLB_rdPrim
  PLB_wrPrim
                     => PLB_wrPrim,
.....));
```



#### -- instantiate User Logic

```
USER_LOGIC_I: entity mi_coprocesador_v1_00_a.user_logic_generic map
 -- MAP USER GENERICS BELOW THIS LINE ------
 --USER generics mapped here
 -- MAP USER GENERICS ABOVE THIS LINE ------
 C_SLV_DWIDTH => USER_SLV_DWIDTH,
              => USER_NUM_REG
 C_NUM_REG
port map
 -- MAP USER PORTS BELOW THIS LINE -----
 --USER ports mapped here
 -- MAP USER PORTS ABOVE THIS LINE -----
 Bus2IP Clk
                    => ipif_Bus2IP_Clk,
 Bus2IP_Reset => ipif_Bus2IP_Reset,
 Bus2IP_Data
                     => ipif_Bus2IP_Data,
 Bus2IP BE
                    => ipif_Bus2IP_BE,
 Bus2IP RdCE
                => user Bus2IP RdCE,
```



```
-- connect internal signals
 ipif_IP2Bus_Data <= user_IP2Bus_Data;</pre>
 ipif_IP2Bus_WrAck <= user_IP2Bus_WrAck;</pre>
 ipif_IP2Bus_RdAck <= user_IP2Bus_RdAck;</pre>
 ipif_IP2Bus_Error <= user_IP2Bus_Error;</pre>
 user_Bus2IP_RdCE <= ipif_Bus2IP_RdCE(USER_CE_INDEX to
USER_CE_INDEX+USER_NUM_REG-1);
 user_Bus2IP_WrCE <= ipif_Bus2IP_WrCE(USER_CE_INDEX to
USER_CE_INDEX+USER_NUM_REG-1);
end IMP;
```



```
entity user_logic is
 generic
  -- ADD USER GENERICS BELOW THIS LINE -----
  -- USER generics added here
  -- ADD USER GENERICS ABOVE THIS LINE ------
  -- DO NOT EDIT BELOW THIS LINE -----
  -- Bus protocol parameters, do not add to or delete
  C_SLV_DWIDTH
                        : integer
                                     := 32;
  C_NUM_REG
                        : integer := 4
  -- DO NOT EDIT ABOVE THIS LINE -----
```



```
port
 -- ADD USER PORTS BELOW THIS LINE -----
 -- USER ports added here
 -- ADD USER PORTS ABOVE THIS LINE -----
 -- DO NOT EDIT BELOW THIS LINE -----
 -- Bus protocol ports, do not add to or delete
 Bus2IP_Clk : in std_logic;
 Bus2IP_Reset : in std_logic;
 Bus2IP_Data : in std_logic_vector(0 to C_SLV_DWIDTH-1);
 Bus2IP_BE : in std_logic_vector(0 to C_SLV_DWIDTH/8-1);
 Bus2IP_RdCE : in std_logic_vector(0 to C_NUM_REG-1);
 Bus2IP_WrCE : in std_logic_vector(0 to C_NUM_REG-1);
 IP2Bus_Data : out std_logic_vector(0 to C_SLV_DWIDTH-1);
 IP2Bus RdAck : out std logic;
 IP2Bus_WrAck : out std_logic;
 IP2Bus_Error : out std_logic
 -- DO NOT EDIT ABOVE THIS LINE -----
```



architecture IMP of user\_logic is

```
--USER signal declarations added here, as needed for user logic
```

-- Signals for user logic slave model s/w accessible register example

```
signal slv_req0 : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_reg1 : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_reg2 : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_reg3 : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_req_write_sel : std_logic_vector(0 to 3);
signal slv_reg_read_sel : std_logic_vector(0 to 3);
signal slv_ip2bus_data : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_read_ack : std_logic;
signal slv_write_ack : std_logic;
```

#### begin

- --USER logic implementation added here -----
- -- Example code to read/write user logic slave model s/w accessible registers --



```
-- Each bit of the Bus2IP_WrCE/Bus2IP_RdCE signals is configured to correspond
-- to one software accessible register by the top level template. For example,
-- if you have four 32 bit software accessible registers in the user logic,
-- you are basically operating on the following memory mapped registers:
-- Bus2IP_WrCE/Bus2IP_RdCE Memory Mapped Register
-- "1000" C_BASEADDR + 0x0
-- "0100" C_BASEADDR + 0x4
-- "0010" C_BASEADDR + 0x8
-- "0001" C_BASEADDR + 0xC
```



```
slv_reg_write_sel <= Bus2IP_WrCE(0 to 3);
slv_reg_read_sel <= Bus2IP_RdCE(0 to 3);
slv_write_ack <= Bus2IP_WrCE(0) or Bus2IP_WrCE(1) or Bus2IP_WrCE(2) or Bus2IP_WrCE(3);
slv_read_ack <= Bus2IP_RdCE(0) or Bus2IP_RdCE(1) or Bus2IP_RdCE(2) or Bus2IP_RdCE(3);</pre>
```



### **Fichero**

```
-- implement slave model software accessible register(s)
SLAVE_REG_WRITE_PROC : process( Bus2IP_Clk ) is
begin
 if Bus2IP Clk'event and Bus2IP Clk = '1' then
  if Bus2IP Reset = '1' then
   slv_reg0 <= (others => '0');
   slv_reg1 <= (others => '0');
   slv_reg2 <= (others => '0');
   slv_reg3 <= (others => '0');
  else
   case slv_req_write_sel is
    when "1000" =>
     for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
      if (Bus2IP_BE(byte_index) = '1') then
       slv_reg0(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to byte_index*8+7);
      end if:
     end loop;
    when "0100" =>
    end case;
  end if:
    process SLAVE_REG_WRITE_PROC-
```


### **Fichero**

```
SLAVE_REG_READ_PROC: process(slv_reg_read_sel, slv_reg0, slv_reg1, slv_reg2,
  slv_reg3) is
   begin
    case slv_req_read_sel is
     when "1000" => slv_ip2bus_data <= slv_reg0;
     when "0100" => slv_ip2bus_data <= slv_req1;
     when "0010" => slv_ip2bus_data <= slv_req2;
     when "0001" => slv_ip2bus_data <= slv_reg3;
     when others => slv_ip2bus_data <= (others => '0');
    end case;
   end process SLAVE_REG_READ_PROC;
IP2Bus_Data <= slv_ip2bus_data when slv_read_ack = '1' else
            (others => '0');
 IP2Bus_WrAck <= slv_write_ack;</pre>
 IP2Bus_RdAck <= slv_read_ack;</pre>
 IP2Bus Error <= '0';
-----Añadir lógica del periférico
end IMP;
```



- Propagar las modificaciones: ISE -> EDK
  - Cambios dentro del periférico no necesitan ninguna actualización
  - Cambios en el interface del proyecto ISE sólo se propagan si reimportamos el periférico o si modificamos manualmente los ficheros de configuración (dentro de "my\_peripheral/data/")
    - ✓ Si añadimos...
      - Vn nuevo port a la entidad top => Modificar el fichero .mpd
        Por ejemplo si añadimos 4 switches, 4 leds y un push-button pondremos
        - PORT switches\_pin = "", DIR = I, VEC = [0:3], ENDIAN = LITTLE
        - PORT leds\_pin="", DIR = O, VEC = [0:3], ENDIAN = LITTLE
        - PORT mibutton="", DIR = I,
      - Un nuevo fichero en el proyecto ISE => Modificar el fichero .pao









Abrir el proyecto EDK

Si EDK estaba ya abierto seleccionar : Project -> Rescan User Repositories Para actualizar los datos









```
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
                                                                                      #switches placa extendida
## user constraints to this file based on customer design specifications.
                                                                                      #NFT DIPSW<1> I OC=P12:
#NET DIPSW<2> LOC=J1:
                                                                                      #NET DIPSW<3> LOC=H1;
Net sys clk pin LOC=P8:
                                                                                      #NET DIPSW<4> LOC=H3:
#push buttons placa superior
                                                                                      #NET DIPSW<5> LOC=G2:
#NET SW2 LOC=E11:
                                                                                      #NET DIPSW<6> LOC=K15;
#NET SW3 LOC=A13:
                                                                                      #NET DIPSW<7> LOC=K16:
                                                                                      #NET DIPSW<8> LOC=F15;
Net sys rst pin LOC=E11;
## System level constraints
                                                                                      NET select_sw_not_counter_in_pin LOC=P12;
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 20000 ps;
Net sys_rst_pin TIG;
                                                                                      ## IO Devices constraints
                                                                                      #barra de leds placa extendida
                                                                                      #NET leds<1> LOC=L5:
                                               Update the ".UCF"
#### Module RS232 constraints
                                                                                      #NET leds<2> LOC=N2:
                                                                                      #NET leds<3> LOC=M3:
Net fpga_0_RS232_RX_pin LOC=G5;
                                                                                      #NET leds<4> LOC=N1;
Net fpga_0_RS232_TX_pin LOC=J2;
                                                                                      #NET leds<5> LOC=T13:
                                                                                      #NET leds<6> LOC=L15:
#NET leds<7> LOC=J13;
                                                                                      #NET leds<8> LOC=H15:
#switches
                                                                                      #NET leds<9> LOC=J16;
NET switches_in_pin<0> LOC=K4;
                                                                                      #NET leds<10> LOC=J14;
NET switches_in_pin<1> LOC=K3;
NET switches in pin<2> LOC=K2;
NET switches_in_pin<3> LOC=J4;
                                                                                      #leds
NET leds_from_sw_or_counter_out_pin<0> LOC=L5;
                                                                                      NET leds from sw or counter out pin<1> LOC=N2;
# Push button placa extendida
                                                                                      NET leds from sw or counter out pin<2> LOC=M3;
#NET pushb1 LOC=H4;
                                                                                      NET leds_from_sw_or_counter_out_pin<3> LOC=N1;
#NET pushb2 LOC=L5;
#NET pushb3 LOC=N2;
                                                                                      #reg leds
#NET pushb4 LOC=M3;
                                                                                      NET leds_from_req_out_pin<0> LOC=J13;
                                                                                      NET leds from reg out pin<1> LOC=H15;
NET load_reg_switches_in_pin LOC=H4;
                                                                                      NET leds from reg out pin<2> LOC=J16;
NET reset_counter_in_pin LOC=M3;
                                                                                      NET leds_from_req_out_pin<3> LOC=J14;
```



#### SW:

Incluir la aplicación sw: "TestApp\_Peripheral"

- Como ayuda para generar la aplicación disponemos, dentro de la carpeta del proyecto, en el directorio drivers, de una carpeta para cada periférico con los siguientes ficheros:
  - Myperipheral\_name/Src/makefile
  - Myperipheral\_name/Src/Myperipheral\_name.h
  - Myperipheral\_name/Src/Myperipheral\_name.c
  - Myperipheral\_name/Src/Myperipheral\_name\_selftest.c



# Myperipheral\_name.h

```
#include "xbasic_types.h"
#include "xstatus.h"
#include "xio.h"
* User Logic Slave Space Offsets
* -- SLV REG0 : user logic slave module register 0
* -- SLV REG1: user logic slave module register 1
* -- SLV_REG2 : user logic slave module register 2
* -- SLV REG3 : user logic slave module register 3
#define MY PERIPHERAL USER SLV SPACE OFFSET (0x00000000)
#define MY PERIPHERAL SLV REGO OFFSET (MY PERIPHERAL USER SLV SPACE OFFSET + 0x00000000)
#define MY PERIPHERAL SLV REG1 OFFSET (MY PERIPHERAL USER SLV SPACE OFFSET + 0x00000004)
#define MY_PERIPHERAL_SLV_REG2_OFFSET (MY_PERIPHERAL_USER_SLV_SPACE_OFFSET + 0x000000008)
#define MY PERIPHERAL SLV REG3 OFFSET (MY PERIPHERAL USER SLV SPACE OFFSET + 0x0000000C)
```





```
* Lectura en un registro del periférico (32 bits)
           BaseAddress is the base address of the MY_PERIPHERAL device.
          RegOffset is the register offset from the base to write to.
 @return Data is the data from the register.
*/
#define MY_PERIPHERAL_mReadReg(BaseAddress, RegOffset) \
         xil_io_in32((BaseAddress) + (RegOffset))
```



```
Lecturas y escrituras de 32 bits en los registros internos de my:peripheral
* @param BaseAddress is the base address of the MY PERIPHERAL device.
* @param RegOffset is the offset from the slave register to write to or read from.
* @param Value is the data written to the register.
* @return Data is the data from the user logic slave register.
** C-style signature:
            void MY_PERIPHERAL_mWriteSlaveRegn(Xuint32 BaseAddress, unsigned RegOffset, Xuint32 Value)
            Xuint32 MY_PERIPHERAL_mReadSlaveRegn(Xuint32 BaseAddress, unsigned RegOffset)
#define MY_PERIPHERAL_mWriteSlaveReg0(BaseAddress, RegOffset, Value) \
            xil io out32((BaseAddress) + (MY PERIPHERAL SLV REGO OFFSET) + (RegOffset),
(Xuint32)(Value))
#define MY_PERIPHERAL_mReadSlaveReg0(BaseAddress, RegOffset) \
            xil_io_in32((BaseAddress) + (MY_PERIPHERAL_SLV_REG0_OFFSET) +
(RegOffset))
#define MY PERIPHERAL mWriteSlaveReg1(BaseAddress, RegOffset, Value) \
            xil_io_out32((BaseAddress) + (MY_PERIPHERAL_SLV_REG1_OFFSET) + (RegOffset), (Xuint32)(Value))
#define MY_PERIPHERAL_mReadSlaveReg1(BaseAddress, RegOffset) \
            xil io in32((BaseAddress) + (MY PERIPHERAL SLV REG1 OFFSET) + (RegOffset))
```



# Myperipheral\_name.c



# Myperipheral\_name\_selftest.c



```
* Check and get the device address
 * Base Address maybe 0. Up to developer to uncomment line below.
XASSERT_NONVOID(baseaddr_p != XNULL);
baseaddr = (Xuint32) baseaddr_p;
xil_printf("******************\n\r");
xil_printf("* User Peripheral Self Test\n\r");
xil_printf("****************\n\n\r");
```



```
xil_printf(" - write 1 to slave register 0 word 0\n\r");
MY_PERIPHERAL_mWriteSlaveReg0(baseaddr, 0, 1);
Reg32Value = MY_PERIPHERAL_mReadSlaveReg0(baseaddr, 0);
xil_printf(" - read %d from register 0 word 0\n\r", Reg32Value);
if (Reg32Value!= (Xuint32) 1)
 xil_printf(" - slave register 0 word 0 write/read failed\n\r");
 return XST_FAILURE;
xil_printf(" - write 2 to slave register 1 word 0\n\r");
MY_PERIPHERAL_mWriteSlaveReg1(baseaddr, 0, 2);
Reg32Value = MY_PERIPHERAL_mReadSlaveReg1(baseaddr, 0);
xil_printf(" - read %d from register 1 word 0\n\r", Reg32Value);
if (Reg32Value!= (Xuint32) 2)
 xil_printf(" - slave register 1 word 0 write/read failed\n\r");
  return XST_FAILURE;
```

Y así para todos los registros del periférico. Si todos se leen correctamente devuelve XST\_SUCCESS

