

Creación de un Sistema empotrado con EDK


Hortensia Mecha López




Objetivos:

- En esta primera práctica se trata de:
 - Aprender a crear un proyecto basado en microblaze y con algunos periféricos utilizando la herramienta EDK
 - Escribir una aplicación sencilla en un lenguaje de programación de alto nivel, compilarla y ejecutarla en el microprocesador empotrado.








Elegimos el directorio y nombre del proyecto.


Seleccionamos el modelo de FPGA de nuestra placa

Esta opción permite partir de un proyecto existente

Click OK








Empezamos a añadir nuevas componentes:

- Ir a la pestaña IP Catalog
- Click (drag) en Microblaze (dentro de la categoría Processor) y arrastrarla a la "System Assembly View".
El periférico (o procesador) se añade en el fichero del sistema MHS








System assembly view: Añadir y conectar componentes

- Añadir los siguientes componentes al sistema:
 1. Procesador Microblaze
 - ✓ Processor -> Microblaze
 2. Bus local
 - ✓ Bus and Bridge -> Processor Local Bus (PLB)
 3. Controlador de memoria (Block Memory o BRAM)
 - ✓ Memory and Memory controller -> XPS BRAM controller
 4. Memoria (Block Memory o BRAM)
 - ✓ Memory and Memory controller -> Block RAM (BRAM)
 5. E/S de propósito general (Para la salida de los leds GPIO)
 - ✓ General Purpose IO -> XPS General Purpose IO
 6. Módulo comunicación serie UART
 - ✓ Communication Low-Speed -> XPS UART (lite)





Para el controlador uartlite, no usamos paridad (FALSE)



System assembly view: Añadir y conectar componentes

Vista del sistema
después de añadir los
componentes


The screenshot shows the System Assembly View interface. On the left, there is a vertical toolbar with icons for Power (P), Lock (L), and Bus (B). The main area has three tabs at the top: Bus Interfaces (selected), Ports, and Addresses. Below the tabs is a table with the following data:

Name	IP Type	IP Version	IP CLASSIFICATION
microblaze_0	microblaze	7.10.c	PROCESSOR
plb_v46_0	plb_v46	1.03.a	BUS PLBV46
xps_bram_if_cntr_0	xps_bram_if_cntlr	1.00.a	PERIPHERAL
bram_block_0	bram_block	1.00.a	PERIPHERAL
xps_gpio_0	xps_gpio	1.00.a	PERIPHERAL
xps_uartlite_0	xps_uartlite	1.00.a	PERIPHERAL

A continuación hay que conectar y configurar las distintas componentes




System assembly view: Añadir y conectar componentes



Clicking en los símbolos activa las conexiones

Para los bloques de BRAM pueden utilizarse tanto el puerto A como el B



Configuración de dispositivos: UART (II)

Xilinx Platform Studio (EDK_P.15xf) - C:\proyectos14\system.xmp - [System Assembly View]

File Edit View Project Hardware Device Configuration Debug Simulation Window Help

Navigator Design Flow Run DRCs Implement Flow Generate Netlist Generate BitStream Export Design Simulation Flow Generate HDL Files Launch Simulator

IP Catalog Bus Interfaces Ports Addresses

Description Name Bus Name

- EDK Install
- Analog
- Bus and Bridge
 - Fast Simplex Link (FSL) Bus
 - Local Memory Bus (LMB) 1.0
 - Processor Local Bus (PLB) 4.6
 - PLBV46 to PLBV46 Bridge
 - Clock, Reset and Interrupt
 - Communication High-Speed
 - Communication Low-Speed
 - DMA and Timer
 - Debug
 - General Purpose IO
 - IO Modules
 - Interprocessor Communication
 - Memory and Memory Controller
 - Block RAM (BRAM) Block
 - LMB BRAM Controller
 - Multi-Port Memory Controller(DDR)
 - XPS BRAM Controller
 - XPS Multi-Channel External Memory
 - XPS System ACE Interface Controller

Search IP Catalog: Clear

Project IP Catalog

Console

WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0)

WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS

WARNING:EDK:2191 - Processor microblaze_0 has no

WARNING:EDK:2137 - Peripheral xps_uartlite_0 is n

WARNING:EDK:2137 - Peripheral xps_gpio_0 is not a

WARNING:EDK:2137 - Peripheral xps_bram_if_crtl

WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0)

WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS

WARNING:EDK:2191 - Processor microblaze_0 has no

WARNING:EDK:2137 - Peripheral xps_bram_if_crtl

WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0)

WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS

WARNING:EDK:2191 - Processor microblaze_0 has no

WARNING:EDK:2137 - Peripheral xps_bram_if_crtl

XPS Core Config - xps_uartlite_0 - xps_uartlite_v1_02_a

Component Instance Name: xps_uartlite_0

User System

Addresses

Base Address: 0xFFFFFFFF

High Address: 0x00000000

PLB

Data Bus Width: 32

Address Bus Width: 32

Slave Uses P2P Topology: 0

Master ID Bus Width of PLB: 1

Slave Data Bus Width of PLB Slave: 32

Number of PLB Masters: 2

Slave is Capable of Bursts: 0

Clock Frequency of PLB Slave: 5000000Hz

Show All Ports

OK Cancel Help

Cambiamos la frecuencia del reloj del bus a 50MHz!

The screenshot shows the Xilinx Platform Studio interface with the 'System Assembly View' selected. On the left, the 'IP Catalog' is open, showing various IP components like PLB, Microblaze, and BRAM. In the center, a schematic diagram shows a connection from a 'SPLB' block to a 'uart_0' component. A red arrow points from the text 'Cambiemos la frecuencia del reloj del bus a 50MHz!' to the 'Clock Frequency of PLB Slave' field in the 'XPS Core Config' dialog box, which is currently set to 5000000Hz.

Configuración de los puertos internos y externos

Aparece una nueva sección de puertos externos: "External Ports"

The screenshot shows the Xilinx Platform Studio (EDK) interface with the 'System Assembly View' window open. On the left, there's a sidebar with various tools like Navigator, Design Flow, Implement Flow, and Generate Netlist. The main area shows the IP Catalog with categories like XPS UART, DMA and Timer, Debug, etc. A red arrow points from the text box above to the 'Ports' tab in the top navigation bar of the assembly view. The 'Ports' tab is selected, and the table below shows the 'External Ports' configuration. The table has columns for Name, Connected Port, Direction, Range, Class, IP Type, and Reset Polarity. Several ports are listed, including Ck_pin, RX_pin, Rst_pin, TX_pin, and leds. A red circle highlights the first four rows (Ck_pin, RX_pin, Rst_pin, TX_pin). The last row, 'MB_RES...', is highlighted in blue.

Name	Connected Port	Direction	Range	Class	IP Type	Reset Polarity
Ck_pin	microblaze_0:[...]				CLK	
RX_pin	xps_uartlite_0:[...]	I			NONE	
Rst_pin	microblaze_0:[...]	I			RST	
TX_pin	xps_uartlite_0:[...]	O			NONE	
leds	xps_gpio_0:[gpi...]	IO	[0:7]		NONE	
MB_RES...	External Ports::R...	I		RST	plb_v46	microblaze

En la pestaña "Ports" de la System Assembly View renombramos todas las señales. Para añadir un puerto externo, pulsamos en la "net combo-box" y seleccionamos "Make External". Una nueva señal se añade al sistema como un puerto de E/S.



Configuración de los puertos internos y externos

Xilinx Platform Studio (EDK_P.15xf) - C:\proyectos14\prac2\system.xmp - [System Assembly View]

File Edit View Project Hardware Device Configuration Debug Simulation Window Help

Navigator Design Flow Implement Flow Simulation Flow

Run DRCs Generate Netlist Generate BitStream Export Design

Generate HDL Files Launch Simulator

IP Catalog Bus Interfaces Ports Addresses

Name	Connected Port	Direction	Range	Class	IP Type	Reset Polarity	Differential
External Ports							
plb_v46_0							
PLB_Clk	External Ports:Clk_pin	I			CLK		
SYS_Rst	External Ports:Rst_pin	I			RST		
Bus_Err...		O			INTERRUPT		
microblaze_0							
MB_RES...	External Ports:Rst_pin	I			RST		
DBG_ST...		I					
MB_Hal...		O					
MB_Error		I					
LOCKST...		O	[0:4095]				
LOCKST...		I	[0:4095]				
LOCKST...		O	[0:4095]				
(BUS_IF)... Connected to External Ports							
(BUS_IF)... Connected to External Ports							
(BUS_IF)... Connected to BUS plb_v46_0							
(BUS_IF)... Connected to BUS plb_v46_0							
bram_block_0							
xps_bram_if...							
xps_gpio_0							
(IO_IF) g...	Connected to External Ports						
GPI...		I	[0:7]				
GPI...		O	[0:7]				
---		--	--				

Legend: Master Slave Master/Slave Target Initiator Connected Unconnected Monitor Production License (paid) License (eval) Local Pre Production Beta Development Superseded Discontinued

Design Summary System Assembly View Graphical Design View

Console

WARNING:EDK:3967 - xps_bram_if_ctrlr (xps_bram_if_ctrlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\proyectos14\prac2\system.mhs

WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector.

Console Warnings Errors

11:10
12/10/2013




Configuración de los puertos internos y externos

- Señales que hay que convertir en puertos externos:
 - **Uartlite:**
 - ✓ Tx
 - ✓ Rx
 - **GPIO:**
 - ✓ GPIO_IO → leds
 - **PLB:**
 - ✓ Sys_Rst → reset
 - ✓ PLB_Clk → clk



Mapeo de direcciones del sistema de memoria



Mapeo de direcciones del sistema de memoria

Xilinx Platform Studio (EDK_P15xf) - C:\proyectos14\prac2\system.xmp - [System Assembly View]


También puede hacerse manualmente.

1. Click la columna de tamaño (size) y seleccionar el tamaño deseado
2. Entrar la dirección base- XPS calcula la dirección "alta" a partir de los datos anteriores.

Para MicroBlaze: La memoria debe mapearse desde la dirección 0x00000000 !
Para el PowerPC: La memoria debe mapearse desde la dirección 0xFFFFFFF !

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
microblaze_0's Address Map						
xps_bram_if_cntlr_0	C_BASEADDR	0x00000000	0x0000FFFF	64K	SPLB	plb_v46_0
xps_gpio_0	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb_v46_0
xps_uartlite_0	C_BASEADDR	0x84000000	0x8400FFFF	64K	SPLB	plb_v46_0


Mapeo de direcciones del sistema de memoria



Cambiar el tamaño de la BRAM a
32KB




Añadir el fichero de restricciones de usuario (UCF)



En la pestaña "Project", clickear el fichero system.ucf para editarlo




Diagrama de bloques de la plataforma hardware




Seleccionar la pestaña "Graphical Design View"



Generamos el bitstream



Exportamos el diseño a la plataforma software (SDK)





Navigator

Project

Platform

Project Files

- ... MHS File: system.mhs
- ... UCF File: data\system.ucf
- ... iMPACT Command File: etc/download.c
- ... Implementation Options File: etc/fast_r...
- Bitgen Options File: etc/bitgen.ut

Elf Files

- ... microblaze_0

Project Options

- Device: xc3s1000ft256-5
- Netlist: TopLevel
- Implementation: XPS (Xflow)
- HDL: VHDL
- Sim Model: BEHAVIORAL


Design Summary

Project

IP Catalog

```
1  NET leds<0> LOC=L5;
2  NET leds<1> LOC=N2;
3  NET leds<2> LOC=M3;
4  NET leds<3> LOC=N1;
5  NET "leds<0>" FLOAT;
6  NET "leds<1>" FLOAT;
7  NET "leds<2>" FLOAT;
8  NET "leds<3>" FLOAT;
```



```
9
10
11
12
13
14
15
16
17
18
19
```



Design Flow



Simulation Flow



Running DRC.
DRC detected 0 errors and 0 warnings.

INFO:Security:54 - 'xc3s1000' is a WebPack part.

WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

Console Warnings Errors



Añadimos los proyectos software

- Seleccionamos como directorio el de trabajo\SDK
- Automáticamente se genera una plataforma hw basada en nuestro diseño
- Creamos un nuevo Proyecto C (File->New->C xilinx Porject)



Proyecto Software

- Dentro de SRC en el fichero testperiph.c tenemos un programa que nos permite probar la uart, la memoria y los gpios

The screenshot shows the Xilinx SDK C/C++ IDE interface. The Project Explorer on the left lists the project structure, including source files like bram_header.h, gpio_header.h, and testperiph.c. The code editor on the right displays the content of testperiph.c. A large red arrow points from the text "Board Support Package" at the bottom to the condition "(status == 0)" in the code. A yellow callout box contains the text "Para cargar el programa en la memoria de la FPGA pulsar aquí".

```
print("\r\nRunning Bram Example() for xps_bram_if_cntlr_0...\r\n");

status = BramExample(XPAR_XPS_BRAM_IF_CNTL0_DEVICE_ID);

if (status == 0) {
    xil_printf("Bram Example PASSED.\r\n");
}
else {
    print("Bram Example FAILED.\r\n");
}

{
    u32 status;

    print("\r\nRunning Gpio Example() for xps_gpio_0...\r\n");

    status = GpioExample(XPAR_XPS_GPIO_IF_CNTL0_DEVICE_ID);
}

if (status == 0) {
    xil_printf("Gpio Example PASSED.\r\n");
}
else {
    print("Gpio Example FAILED.\r\n");
}
```

Board Support Package

Para cargar el programa en la memoria de la FPGA pulsar aquí

Podemos generar nuestro propio proyectos software

Este código es sólo un ejemplo

```
#include <stdio.h>

#define REPETITIONS 100000
#define DATA_REGISTER_GPIO0 0x81400000
#define TRISTATE_REGISTER_GPIO0 0x81400004

// All pointers to addresses that correspond to a peripheral instead of a memory
// position must be declared as "volatile". Otherwise, the compiler could assume
// that they correspond to memory positions and store them in registers during
// optimization, therefore precluding actual access to the peripherals.
volatile unsigned int * dato, * triestado;
volatile unsigned int valor; // This one could be not volatile.

int main(int, char **)
{
    // xil_printf is a reduced version of printf that produces smaller binaries
    xil_printf("Hola mundo, desde el MicroBlaze en la Spartan-3!!!\n\r");

    dato = (volatile unsigned int *)DATA_REGISTER_GPIO0;
    triestado = (volatile unsigned int *)TRISTATE_REGISTER_GPIO0;

    * triestado = 0; // Configures the port as output (input would have 1s on each bit)
    valor = 0;

    while (1)
    {
        // Consume some time accessing the register
        for (int ii = 0; ii < REPETITIONS; ++ ii)
            * dato = valor;

        // Update the value written into the register
        ++ valor;
    }

    return 0; // Never reached!
}
```



Configuración de la aplicación para que resida en BRAM

La aplicación que queremos ejecutar debe cargarse en la BRAM. A partir del sistem.bit se genera el download.bit que tiene tb el programa

The screenshot shows the Xilinx SDK IDE interface. On the left, the Project Explorer displays a project named 'peripheral_tests_0' with files like 'bram_header.h', 'gpio_header.h', 'testperiph.c', and 'xbram_example.c'. In the center, the code editor shows a portion of 'testperiph.c' with C code related to BRAM. A yellow callout box with blue text overlaid on the code editor says: 'Seleccionar el fichero *.elf correspondiente a vuestro programa. Pulsar program' (Select the *.elf file corresponding to your program. Press Program). A red arrow points from this callout to the 'Elf File to Initialize in Block RAM' dropdown in the 'Program FPGA' dialog. The 'Program FPGA' dialog itself has sections for 'Hardware Configuration' (Bitstream: C:\proyectos14\prac2\SDK\prac2_hw_platform\system.bit, BMM File: C:\proyectos14\prac2\SDK\prac2_hw_platform\system_bd.bmm) and 'Software Configuration' (Processor: microblaze_0, Elf File to Initialize in Block RAM: C:\proyectos14\prac2\SDK\peripheral_tests_0\Debug\peripheral_tests_0.elf). A red arrow also points to the 'Program' button in the dialog. At the bottom, the C-Build terminal window shows the build process: 'ELF file : peripheral_tests_0.elf', 'elfcheck passed.', 'Finished building: peripheral_tests_0.elf.elfcheck', and '1'.



Conexión del sistema al PC y alimentación

- Conectar el cable serie a la FPGA y al PC
- Abrir una instancia de la aplicación Hyperterminal y configurarla con los mismos valores que la FPGA
 - ✓ Baudrate: 9600
 - ✓ Data bits: 8
 - ✓ Parity: NO
 - ✓ Stop bits: 1
 - ✓ Flow control: NONE
- Cargar el bitstream



Configuración de la placa para utilizar el puerto serie

- Dependiendo del tipo de cable serie utilizado, los jumpers de configuración de la UART (JP7) deben colocarse de la siguiente forma




El juper JP7 debe colocarse como el lado izdo de la figura si se usa un cable serie directo. Se utilizará la configuración de la derecha si se usa un cable null-modem

Ojo

- No olvidar actualizar la frecuencia del bus para la UART.
- Recordar que los botones sin pulsar generan un “1”

Seleccionar el módulo UART y con el botón derecho seleccionar → Configure IP



Board Support Package: Drivers de dispositivo (GPIO)

Xparameters.h

(peripheral-test-bsp-> microblaze->include)

```
#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000
/*****************************************************************/
/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1
/* Definitions for peripheral XPS_UARTLITE_0 */
#define XPAR_XPS_UARTLITE_0_BASEADDR 0x84000000
#define XPAR_XPS_UARTLITE_0_HIGHADDR 0x8400FFFF
#define XPAR_XPS_UARTLITE_0_DEVICE_ID 0
#define XPAR_XPS_UARTLITE_0_BAUDRATE 9600
#define XPAR_XPS_UARTLITE_0_USE_PARITY 0
#define XPAR_XPS_UARTLITE_0_ODD_PARITY 1
#define XPAR_XPS_UARTLITE_0_DATA_BITS 8
```



Board Support Package: Drivers de dispositivo (GPIO)

Xparameters.h

```
/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 2

/* Definitions for peripheral XPS_GPIO_0 */
#define XPAR_XPS_GPIO_0_BASEADDR 0x81420000
#define XPAR_XPS_GPIO_0_HIGHADDR 0x8142FFFF
#define XPAR_XPS_GPIO_0_DEVICE_ID 0
#define XPAR_XPS_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_XPS_GPIO_0_IS_DUAL 0

/* Definitions for peripheral XPS_GPIO_1 */
#define XPAR_XPS_GPIO_1_BASEADDR 0x81400000
#define XPAR_XPS_GPIO_1_HIGHADDR 0x8140FFFF
#define XPAR_XPS_GPIO_1_DEVICE_ID 1
#define XPAR_XPS_GPIO_1_INTERRUPT_PRESENT 0
#define XPAR_XPS_GPIO_1_IS_DUAL 0
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio.h

peripheral-test-bsp-> microblaze->include

```
/*
```

```
* This file contains the software API definition of the Xilinx General Purpose
• I/O (XGpio) device driver.*/
```

```
typedef struct {
    u32 BaseAddress; /* Device base address */
    u32 IsReady; /* Device is initialized and ready */
    int InterruptPresent; /* Are interrupts supported in h/w */
    int IsDual; /* Are 2 channels supported in h/w */
} XGpio;
```



xgpio.c

peripheral-test-bsp-> microblaze-> libsource-> gpioxxx->source

```
/* The implementation of the XGpio driver's basic functionality. See xgpio.h  
for more information about the driver.*/
```

```
/*  
 * API Basic functions implemented in xgpio.c  
 */
```

```
void XGpio_SetDataDirection(XGpio *InstancePtr, unsigned Channel,  
    u32 DirectionMask);  
u32 XGpio_DiscreteRead(XGpio *InstancePtr, unsigned Channel);  
void XGpio_DiscreteWrite(XGpio *InstancePtr, unsigned Channel, u32 Mask);
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio.c

```
void XGpio_SetDataDirection(XGpio * InstancePtr, unsigned Channel,
                            u32 DirectionMask)
{
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
    Xil_AssertVoid((Channel == 1) ||
                   ((Channel == 2) && (InstancePtr->IsDual == TRUE)));
    XGpio_WriteReg(InstancePtr->BaseAddress,
                   ((Channel - 1) * XGPIO_CHAN_OFFSET) + XGPIO_TRI_OFFSET,
                   DirectionMask);
}
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio.c

```
u32 XGpio_DiscreteRead(XGpio * InstancePtr, unsigned Channel)
{
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
    Xil_AssertNonvoid((Channel == 1) ||
        ((Channel == 2) && (InstancePtr->IsDual == TRUE)));
    return XGpio_ReadReg(InstancePtr->BaseAddress,
        ((Channel - 1) * XGPIO_CHAN_OFFSET) +
        XGPIO_DATA_OFFSET);
}
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio.c

```
void XGpio_DiscreteWrite(XGpio * InstancePtr, unsigned Channel, u32 Data)
{
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
    Xil_AssertVoid((Channel == 1) ||
        ((Channel == 2) && (InstancePtr->IsDual == TRUE)));
    XGpio_WriteReg(InstancePtr->BaseAddress,
        ((Channel - 1) * XGPIO_CHAN_OFFSET) + XGPIO_DATA_OFFSET, Data);
}
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio_tapp_example.c

```
/* This file contains a example for using GPIO hardware and driver.  
 * This example assumes that there is a UART Device or STDIO Device in the  
 * hardware system.  
 */  
XGpio GpioOutput; /* The driver instance for GPIO Device configured as O/P */  
XGpio GpioInput; /* The driver instance for GPIO Device configured as I/P */
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio_tapp_example.c

```
int GpioOutputExample(u16 DevicId, u32 GpioWidth)
{
    /*** Definiciones****/

    /*
     * Initialize the GPIO driver so that it's ready to use,
     * specify the device ID that is generated in xparameters.h
     */
    XGpio GpioOutput;                                XPAR_XPS_GPIO_0_DEVICE_ID
    Status = XGpio_Initialize(&GpioOutput, DevicId);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio_tapp_example.c

```
/*
 * Set the direction for all signals to be outputs
 */
XGpio_SetDataDirection(&GpioOutput, LED_CHANNEL, 0x0);

/*
 * Set the GPIO outputs to low
 */
XGpio_DiscreteWrite(&GpioOutput, LED_CHANNEL, 0x0);

* Set the GPIO Output to Valor
*/
XGpio_DiscreteWrite(&GpioOutput, LED_CHANNEL, Valor);
```



Board Support Package: Drivers de dispositivo (GPIO)

xgpio_tapp_example.c

```
int GpioInputExample(u16 DevicId, u32 *DataRead)
{
    int Status;
    /*
     * Initialize the GPIO driver so that it's ready to use,
     * specify the device ID that is generated in xparameters.h
     */
    Status = XGpio_Initialize(&GpioInput, DevicId);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }
    /*
     * Set the direction for all signals to be inputs
     */
    XGpio_SetDataDirection(&GpioInput, CHANNEL, 0xFFFFFFFF);
    /*
     * Read the state of the data so that it can be verified
     */
    *DataRead = XGpio_DiscreteRead(&GpioInput, CHANNEL);
    return XST_SUCCESS;
}
```

