

# Single-Chip Tuner IC for Radio/Cassette Players



#### Overview

The LV23000M is a single-chip tuner IC for radio/cassette players that provides FM, AM, MPX, and PLL circuits. It allows the tuner PCB to be simplified significantly.

#### **Functions**

- AM tuner
- FM tuner
- Multiplex stereo decoder
- PLL frequency synthesizer


#### **Features**

- Tuner circuit includes built-in PLL for easy end product design.
- Supports FCC standards
- Built-in adjustment-free multiplex VCO
- AM low-cut control
- Provides the transistor required to implement an active low-pass filter.

# **Package Dimensions**

unit: mm

#### 3129-MFP36SD



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

# **Specifications** Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum aumphuvaltaga	V <sub>CC</sub> max	V <sub>CC</sub>	7.0	V
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	7.0	V
Maximum input voltage	V <sub>IN</sub> 1 max	CE, DI, CL	7.0	V
Maximum input voltage	V <sub>IN</sub> 2 max	XIN	V <sub>DD</sub> + 0.3	V
Allowable power dissipation	Pdmax	Ta ≤ 70°C*	400	mW
	V <sub>O</sub> 1 max	DO	7.0	V
Maximum output voltage	V <sub>O</sub> 2 max	XOUT, PD	V <sub>DD</sub> + 0.3	V
	V <sub>O</sub> 3 max	BO1, BO2, AOUT	12.0	V
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Note: \* When mounted on a 114.3 × 76.1 × 1.6 mm glass epoxy printed circuit board.

# Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>		5.0	V
	V <sub>DD</sub>		3.0	V
Operating supply voltage range	V <sub>CC</sub> op		4.0 to 6.0	V
	V <sub>DD</sub> op		2.5 to 3.6	V

# PLL Block Allowable Operating Ranges at $Ta = -20 \text{ to } +70^{\circ}\text{C}, V_{SS} = 0 \text{ V}$

Parameter	Cumbal	Conditions		Ratings		Unit	
Parameter	Symbol	Conditions	min	typ	max	Unit	
Supply voltage	V <sub>DD</sub>		2.5		3.6	V	
High-level input voltage	V <sub>IH</sub>	CE, CL, DI	0.7V <sub>DD</sub>		6.0	V	
Low-level input voltage	V <sub>IL</sub>	CE, CL, DI	0		0.3V <sub>DD</sub>	V	
Output voltage	V <sub>O</sub> 1	DO	0		6.0	V	
Output voltage	V <sub>O</sub> 2	BO1, BO2, AOUT	0		10	V	
	f <sub>IN</sub> 1	XIN: V <sub>IN</sub> 1		75		kHz	
Operating frequency	f <sub>IN</sub> 2	FMIN: V <sub>IN</sub> 2	10		160	MHz	
Operating nequency	f <sub>IN</sub> 3	AMIN (SNS = 1): V <sub>IN</sub> 3	2		40	MHz	
	f <sub>IN</sub> 4	AMIN (SNS = 0): V <sub>IN</sub> 4	0.5		10	MHz	


Note: The XIN pin has an extremely high input impedance, which may result in current leakage problems.

# Operating Characteristics at Ta = 25°C, $V_{CC}$ = 5.0 V, $V_{DD}$ = 3.0 V, in the specified test circuit, using Yamaichi Electronics socket IC51-0362-736


Parameter	Symbol	Conditions		Ratings		Unit
[FM Front End Characteristics] : fc = 98 MHz, fm = 1 kHz, 2			min	typ	max	Jint
[FM Front End Characteristics] : fc =	98 MHz, fm					
3 dB sensitivity	3 dB LS	60 dBµV EMF, referenced to a 22.5 kHz dev. output, -3 dB input		12		dBµV EMF
Practical sensitivity	QS	For a 30 dB signal-to-noise ratio input		12		dBµV EMF
[FM IF Monaural Characteristics] : fo	= 10.7 MHz	z, fm = 1 kHz, 75 kHzdev.				
Demodulator output	Vo	100 dBμ V, the pin 12 output	210	330	420	mVrm
Signal-to-noise ratio	S/N	100 dBμ V, the pin 12 output	68	75		dB
Total harmonic distortion (mono)	THD	100 dBμ V, the pin 12 output		0.3	1.5	%
3 dB sensitivity	3 dB LS	100 dBμ V, referenced to a 75 kHz dev. output, -3 dB input		38	44	dBµ\
IF counter sensitivity	IF-C3	SDC0 = 1, SDC1 = 0, the pin 18 (DO) output	41	51	61	dBµ\
Muting attenuation	Mute-Att	100 dBμ V, the pin 12 output		68		dB
FM IF Stereo Characteristics] : fc =	10.7 MHz, fi	m = 1 kHz, L+R = 90%, Pilot = 10%				
Separation	SEP	100 dBµ V, L-mod, Pin 12 output/pin 13 output	28	40		dB
Total harmonic distortion (main)	THD	100 dBµ V, main modulation, the pin 12 output		0.5	1.5	%
[AM Characteristics] : fc = 1000 kHz	fm = 1 kHz	, 30% mod				
Detector output 1	V <sub>O</sub> 1	23 dBµ V, the pin 12 output	20	40	80	mVrm
Detector output 2	V <sub>O</sub> 2	80 dBμ V, the pin 12 output	60	110	160	mVrm
Signal-to-noise ratio 1	S/N1	23 dBµ V, the pin 12 output	1.5	20		dB
Signal-to-noise ratio 2	S/N2	80 dBμ V, the pin 12 output	47	54		dB
Total harmonic distortion	THD	80 dBμ V, the pin 12 output		1.2	3.0	%
IF counter sensitivity	IF-C	The pin 18 (DO) output	16	26	36	dBµ\
M low cut $1000 - 1000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = $		5	8	11	dB	
[Current Drain]						
FM tuner block	I <sub>CC</sub> FM	In FM mode with no input	20	30	40	mA
AM tuner block	I <sub>CC</sub> AM	In AM mode with no input	10	20	30	mA
PLL block	I <sub>DD</sub>	fr = 83 MHz, X'tal = 75 kHz, With no input to the tuner block	1	2	5	mA
[PLL Characteristics]						
Built-in feedback resistor	Rf	XIN		8		МΩ
Built-in output resistor	Rd	XOUT		250		kΩ
Hysteresis	V <sub>HIS</sub>	CE, CL, DI		0.1V <sub>DD</sub>		V
High-level output voltage	V <sub>OH</sub>	PD: I <sub>O</sub> = -1 mA	V <sub>DD</sub> – 1.0			V
	V <sub>OL</sub> 1	PD: I <sub>O</sub> = 1 mA			1.0	V
	V <sub>OL</sub> 2	BO1, BO2: I <sub>O</sub> = 1 mA			0.25	V
Low-level output voltage		BO1, BO2: I <sub>O</sub> = 5 mA			1.25	V
	V <sub>OL</sub> 3	DO: I <sub>O</sub> = 1 mA			0.25	V
	V <sub>OL</sub> 4	AOUT: I <sub>O</sub> = 1 mA, AIN = 2.0 V			0.5	V
	I <sub>IH</sub> 1	CE, CL, DI: V <sub>I</sub> = 6.0 V			5.0	μA
High-level input current	I <sub>IH</sub> 2	XIN: V <sub>I</sub> = V <sub>DD</sub>	0.16		0.9	μA
3 1 1 1 1 1 1 1 1	I <sub>IH</sub> 3	AIN: V <sub>I</sub> = 6.0 V			200	nA
	I <sub>IL</sub> 1	CE, CL, DI: V <sub>I</sub> = 0 V			5.0	μA
Low-level input current	I <sub>IL</sub> 2	XIN: V <sub>I</sub> = 0 V	0.16		0.9	μA
	I <sub>IL</sub> 3	AIN: $V_1 = 0$ V			200	nA
	I <sub>OFF</sub> 1	AOUT, BO1, BO2: V <sub>O</sub> = 10 V			5.0	μA
Output leakage current	I <sub>OFF</sub> 2	DO: V <sub>O</sub> = 6.0 V			5.0	μA
High-level 3-state off leakage current	I <sub>OFFH</sub>	PD: V <sub>O</sub> = 6.0 V		0.01	200	nA
	·UFFH	PD: V <sub>O</sub> = 0 V		3.01		1111

# Structure of the DI Control Data (Serial Input Data)

## (1) IN1 mode



## (2) IN2 mode



# **Description of the DI Control Data**

Programmable   Programmable dividers   Programmable divider data	No.	Control block/data	Description Related dat						Related data
Programmable divider data   1								s. This is a binary value with P15 as	
Programmable divider data   0			DVS	SNS	LSB	Div	risor setting (N)	Actual divisor	
Programmable divider data   Note: When P4 is the LSB, bits P0 to P3 are ignored.			1	*	P0			The actual setting times 2	
Note: When P4 is the LSB, bits P0 to P3 are ignored.   P0 to P15			0	1	P0	2	272 to 65535	The actual setting	
Note: When P4 is the LSB, bits P0 to P3 are ignored.			0	0	P4		4 to 4095		
1	(1)	P0 to P15	Selects frequen	the input cy range.	signal (FI	MIN or Al	MIN) to the program	(* : don't care)	
Canal Mark   Can			DVS			Inpu	t	Operating frequency range	
Calcar   C			1	*		FMIN	١	10 to 160 MHz	
Pata that selects the reference frequency (fref)			0	1		IIMA	١	2 to 40 MHz	
R3			0	0		IIMA	N .	0.5 to 10 MHz	
CTE = 1: Start the count. = 0: Reset the counter.  • Determines the measurement time for the general-purpose counter.    GTO	(2)		R3  0  0  0  0  0  0  0  1  1  1  1  1  Note: PLL  In this s  AMIN, impeda	R2 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 In this interpretation of the state of the s	R1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0	R0 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1	PLL INH ider block and the (to ground), and the	25 kHz 25 kHz 25 kHz 25 kHz 12.5 kHz 6.25 kHz 3.125 kHz 3.125 kHz 5 kHz 5 kHz 5 kHz 1 kHz	
	(3)	CTE	CTE = 2  = 0  • Determit  GT0  0  0  1	1: Start th 0: Reset to the most the mo	e count. the counteneasurem	ent time feasurement 4 ms 8 ms 16 m	for the general-purposent time	Wait time 3 to 4 ms 3 to 4 ms 3 to 4 ms	IFS
					1				

Continued on next page.

Continued from preceding page.

No.	Control block/data	Description	Related data
(4)	Mute control data	<ul> <li>Determines the output of the IFSW output port and controls the muting function.</li> <li>Data = 0: Receive mode</li> <li>= 1: Muted</li> </ul>	
(5)	FM/AM band switching control data	Determines the output of the BDSW output port and switches the reception band.  Data = 0: AM  = 1: FM	
(6)	DO pin control data  DOC0 DOC1 DOC2	Determines the output of the DO pin.      DOC2 DOC1 DOC0 DOC0 DO pin state     O 0 0 1 Low when the unlocked state is detected     O 1 0 O O Open     O 1 1 O Open     Op	ULO, UL1 CTE
(7)	Unlock detection data  UL0, UL1	Phase error (øE) detection width selection data used for PLL lock state discrimination.  The unlocked state is recognized when a phase error in excess of the specified detection width occurs.	
		UL1 UL0 øE detection width Detection output	DOC0
		0 0 Stopped Open	DOC1
		0 1 0 Directly outputs øE	DOC2
		1 * ±6.67 μ Extends ØE by 1 to 2 ms	
		Note: When the unlocked state is detected, the DO pin goes low and UL in the serial data output will be 0.	tinued on next page.


Continued on next page.

Continued from preceding page.

No.	Control block/data	Description	Related data						
		Controls the phase comparator dead band.							
(8)	Phase comparator control data DZ0, DZ1	DZ1         DZ0         Dead band mode           0         0         DZA           0         1         DZB           1         0         DZC           1         1         DZD           Dead band widths: DZA < DZB < DZC < DZD							
(9)	Output port data	Sets the outputs from the BO1 and BO2 output ports.  Data = 0: Open = 1: Low							
(10)	Charge pump control data DLC	Forcibly controls the state of the charge pump output.      DLC							
(11)	IFS	This bit should normally be set to 1. However, setting this bit to 0 sets the device to degraded input sensitivity mode, and the input sensitivity is reduced by about 10 to 30 mV rms.							
(12)	IC test data TEST0 toTEST2	IC test data     TEST0 TEST1							
(13)	DNC	• This bit must be set to 0.							
(14)	Forced mono control data	Determines the output of the STSW output port and controls the forced stereo function.  Data = 0: Mono     = 1: Stereo							
(15) (16)	SD sensitivity adjustment data SDC0 SDC1	Determines the outputs of the SDC0 and SDC1 ports and sets the SD sensitivity.      SDC0 SDC1 SD sensitivity (typ)     0 0 42 dBµV     0 1 45 dBµV     1 0 51 dBµV     1 1 56 dBµV							

# Structure of the DO Control Data (Serial Output Data)

# (1) OUT mode




# **DO Output Data**


No.	Control block/data	Description	Related data
(1)	Stereo indicator SD indicator Control data STIND, SDIND	Indicates the states of the stereo and SD indicators at the point latched.  The data is latched at the point the devices goes to data output mode (OUT mode).  STIND ← Stereo indicator state: 0: ST on, 1: ST off  SDINC ← SD indicator state: 0: SD on, 1: SD off	
(2)	PLL unlocked data UL	Indicates the state of the unlock detection circuit at the point latched.  UL ← 0: Unlocked  1: Locked or detection stopped mode.	ULO UL1
(3)	IF counter Binary counter  C19 to C0	<ul> <li>Indicates the content of the IF counter (20-bit binary counter) at the point latched.</li> <li>C19 ← MSB of the binary counter</li> <li>C0 ← LSB of the binary counter</li> </ul>	CTE GT0 GT1

# Serial Data Input (IN1 / IN2) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75 \mu s,\,t_{LC} < 0.75 \mu s$

## (1) CL: Normally high




#### (2) CL: Normally low




# Serial Data Output (OUT) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75 \mu s,\,t_{DC},\,t_{DH} < 0.35 \mu s$

#### (1) CL: Normally high




#### (2) CL: Normally low




Note: Since the DO pin is an n-channel open-drain output, the data transition times (t<sub>DC</sub> and t<sub>DH</sub>) depend on the value of the pull-up resistor and the printed circuit board capacitance.

# **Serial Data Timing**




<<When CL Stops at the Low Level>>




<< When CL Stops at the High Level>>


Dorometer	Cumphal	Pins	Conditions		Unit		
Parameter	Symbol	Pins		min	typ	max	Offic
Data setup time	t <sub>SU</sub>	DI, CL		0.75			μs
Data hold time	t <sub>HD</sub>	DI, CL		0.75			μs
Clock low-level time	t <sub>CL</sub>	CL		0.75			μs
Clock high-level time	t <sub>CH</sub>	CL		0.75			μs
CE wait time	t <sub>EL</sub>	CE, CL		0.75			μs
CE setup time	t <sub>ES</sub>	CE, CL		0.75			μs
CE hold time	t <sub>EH</sub>	CE, CL		0.75			μs
Data latch transition time	t <sub>LC</sub>					0.75	μs
Data autout time	t <sub>DC</sub>	DO, CL	These times depend on the value of the pull-up			0.35	
Data output time	t <sub>DH</sub>	DO, CE	resistors and the printed circuit board capacitances.			0.35	μs

# LV23000M Block Diagram



#### LV23000M Test Circuit Diagram





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.