

***Project-3 [Differential Ampilifier Design]***

**A Project Submitted**

**by :-Pratham Bansal(2023BTech060)**

**(Section-A)**

**Under the Supervision of  
Dr.. Gaurav Mani Khanal**

**In Partial Fulfilment of  
the requirements for the course of  
EE1124 (Analog Electronics)**

**To the**



**Institute of Engineering And Technology (IET)**

**J.K Lakshmipat University Jaipur**

**Aim:** To design the differential amplifier according to the given parameters of the Mosfet and verify the gain is matching with the given gain.

**Given Parameters:**

## How to meet the design targets?


Assume we have the following specification and we use the 0.8μm sample technology

$$\begin{aligned} V_{DD} &= -V_{SS} = 2,5V \\ SR &\geq 10V/\mu s \\ f_{-3dB} &\geq 100kHz(C_L \\ &= 5pF) \\ -1,5V &\leq ICMR \leq 2V \\ A_{diff} &= 100 \\ P_{diss} &\leq 1mW \end{aligned}$$


## 0.8μm CMOS Sample Technology

Parameter	Parameterwerte		Einheit
	NMOS	PMOS	
$V_{th0}$	$0,7 \pm 0,15$	$-0,7 \pm 0,15$	V
$K'$	$110 \pm 10\%$	$50 \pm 10\%$	$\mu A/V^2$
$\gamma$	0,4	0,57	$V^{1/2}$
$\lambda$	$0,04 \mid_{L=1\mu m}$ $0,01 \mid_{L=2\mu m}$	$0,05 \mid_{L=1\mu m}$ $0,01 \mid_{L=2\mu m}$	$V^{-1}$
$2 \mid \phi_F \mid$	0,7	0,8	V

## Circuit:



## Schematic:



# Theoretical Designing:

0.8  $\mu\text{m}$

DELTA Notebook

$$V_{DD} = -V_{SS} = 2.5\text{V}$$

$$SR \geq 10\text{V}/\mu\text{s}$$

$$f_{-3dB} \geq 100\text{kHz} (C_L = 5\text{pF})$$

$$-1.5\text{V} \leq V_{CHM} \leq 2\text{V}$$

$$A_{diff} = 100$$

$$P_{diss} \leq 1\text{mW}$$

Param

NMOS

PMOS

$V_{th}$

$$0.7 \pm 0.1\text{S}$$

$$-0.7 \pm 0.1\text{S}$$

$k'$

$$110 \pm 10\text{-1}$$

$$50 \pm 10\text{-1}$$

$\gamma$

$$0.4$$

$$0.57$$

$\lambda$

$$0.04/L=1\mu\text{m}$$

$$0.05/L=1\mu\text{m}$$

$$0.01/L=2\mu\text{m}$$

$$0.01/L=2\mu\text{m}$$

$2|\phi_f|$

$$0.7$$

$$0.8$$

$$\rightarrow SR \leq \frac{I_S}{C_L} \Rightarrow I_S \geq \frac{10\text{V}}{\mu\text{s}} \times 5\text{pF} = 10 \times 10^6 \times 5 \times 10^{-12} \Rightarrow \underline{50\mu\text{A}}$$

$$\rightarrow P_{diss} \Rightarrow I_D \times V_{DD} \Rightarrow I_D \leq \frac{1 \times 10^{-3} \times 1}{2.5} = \frac{1000 \times 10^{-6}}{2.5} \leq 400\mu\text{A}$$

Overall circuit current  $I_D \leq 400\mu\text{A}$

$$\text{So } I_S = \frac{I_D}{2} \Rightarrow \underline{I_S \leq 200\mu\text{A}}$$

$$I_{D1} + I_{D2} = I_S \quad \text{So, } I_{D1} = I_{D2} = \leq 100\mu\text{A}$$

$$\rightarrow R_{out} \leq \frac{1}{2\pi f_{-3dB} C_L} \quad \text{bro } 2 f_{-3dB} \geq 100\text{kHz}$$

$$\leq \frac{1 \times 10^{-12}}{2\pi \times 100 \times 10^3 \times 5} = \frac{10^7}{31.4} = \frac{10000 \times 10^3}{31.4} = 318.47 \times 10^3$$

$$R_{out} \leq 318\text{K}\Omega$$

$$\text{Actual } R_{out} = \frac{2}{(A_n + A_p) I_S} \leq \frac{2 \times 10^6}{(0.04 + 0.05) \times 200} = 111.11\text{K}\Omega$$

$$R_{out} \leq 111.11\text{K}\Omega \quad (\text{less than } 318\text{K}\Omega) \quad \underline{\text{OK}}$$

$\rightarrow$  Calculating  $I_S$  considering channel length modulation factors.


$$R_{out} = \frac{1}{I_S} \quad R_{out} = \left( \frac{1}{0.04 I_D} \parallel \frac{1}{0.05 I_D} \right)$$

$$R_{out} = \frac{0.04 \times 0.05}{I_D (0.04 + 0.05)} = \frac{0.0222}{I_D} \leq 318\text{K}\Omega$$

$$\underline{I_S, I_D \geq 70\mu\text{A}}$$

To get some margining we take  $I_S = 100\mu\text{A}$

$$\text{So } I_{D1} = I_{D2} = 50\mu\text{A}$$



Date  
Page No.

→ Calculating W/L Ratio of PMOS.

$$V_{I_L}(\text{Max}) = V_{DD} - \underbrace{V_{SG3}}_{\text{PMOS current mirror}} + V_{TN1}$$

$$2 = 2.5 - V_{SG3} + (0.7) \rightarrow -V_{SG3} = -1.2, \boxed{V_{SG3} = 1.2V}$$

$$I_{D3} = I_{D1} = \frac{1}{2} \times 50 \times \frac{W_3}{L_3} \times (V_{SG3} - V_{TP})$$

$$50 = \frac{1}{2} \times 50 \times \frac{W_3}{L_3} (-1.2 + 0.7)^2$$

$$\frac{W_3}{L_3} = \frac{W_4}{L_4} = \frac{2}{(-0.5)^2} = 8, \boxed{\frac{W_3}{L_3} = \frac{W_4}{L_4} = 6.4 \mu m} \checkmark$$

$L_3 = L_4 = L_1 = L_2 = 8 \mu m$

→ Calculating W/L Ratio of NMOS

$$A_v = \frac{V_{out}}{V_{in}} = \frac{g_{md}}{g_{ds2} + g_{ds4}} \quad \left[ \begin{array}{l} g_{ds2} \text{ \& } g_{ds4} \text{ b'coz } V_{out} \text{ is taken from} \\ \text{nos 2 \& 4 only} \end{array} \right]$$

$$g_{md} = g_{m1} = g_{m2} = \sqrt{2K_n' I_{D1} \frac{W_1}{L_1}} = \sqrt{K_n' I_{SS} \frac{W_1}{L_1}}$$

$$g_{ds2} + g_{ds4} = (\lambda_n + \lambda_p) I_{D_{1,2}} = (\lambda_n + \lambda_p) (I_{SS}/2)$$

$$\text{So, } A_v = \frac{2 \sqrt{\mu_n C_{ox} \frac{W_1}{L_1}}}{(\lambda_n + \lambda_p) \cdot \frac{I_{SS}}{2}} = \frac{2 \sqrt{110 \frac{W_1}{L_1} \frac{\mu A}{V^2}}}{(0.04 + 0.05) \sqrt{100 \mu A}} = 23.31 \sqrt{\frac{W_1}{L_1}} = 100 V/V$$

$$\sqrt{\frac{W_1}{L_1}} = \frac{100}{23.31} \Rightarrow \frac{W_1}{L_1} = \frac{W_2}{L_2} = 18.40$$

$$\boxed{W_1 = W_2 = 14.72 \mu m} \checkmark$$

→ Calculating W/L Ratio for  $I_5$

$$V_{I_L}(\text{min}) = V_{GS} - V_{DS5}(\text{sat}) + V_{DS2}$$

$$\begin{aligned} V_{DS5}(\text{sat}) &= V_{GS} - V_{I_L}(\text{min}) + V_{DS2} \\ &= -2.5 - (-1.5) + V_{DS2} \end{aligned}$$

$$I_2 = \frac{\mu_n C_{ox}}{2} \frac{W_2}{L_2} (V_{GS} - V_{TN})^2$$

$$V_{GS2} = \sqrt{\frac{2 I_2 L_2}{\mu_n C_{ox} W_2}} + V_{TN} = \sqrt{\frac{2 \times 50}{110 \times 18.4}} + 0.7 = 0.222 + 0.7$$

$$\boxed{V_{GS2} = 0.922V}$$




$$V_{DS}(sat) = -2.5 - (-1.5) + 0.822$$

$$= -0.078 \text{ V}$$

$$\frac{W_S}{L_S} = \frac{2I_S}{\mu_n C_{ox} V_{DS}(sat)^2} = \frac{200}{110 \mu\text{A} \cdot (0.078)^2} \approx 300$$

$$W_S = 240 \mu\text{m} \quad \checkmark$$

### Verification of Gain:



$$\text{Gain} = V_{out} / ((V_{in+}) - (V_{in-})) = 1.054\text{V} / 10\text{mV} = \mathbf{105.4 \text{ V/V}}$$

Here, we can see that our given gain for designing part that is **100 V/V** is approximately equal to the gain comes through the simulation of the circuit by putting the value of width and length that comes through calculation.

### **NOTE:**

We have taken the value of VGS of NMOS 5 greater than 0.7v because if we take it lower than this our NMOS will not in ON Situation which results in not generating the current and leads to wrong value for the Gain.

Also, we need to supply the negative voltage at the PMOS Current mirror because we know that PMOS works only when the negative voltage is applied.