Project-3 [Differential Ampilifier Design] A Project Submitted by :-Pratham Bansal(2023BTech060) (Section-A)

Under the Supervision of Dr.. Gaurav Mani Khanal

In Partial Fulfilment of the requirements for the course of EE1124 (Analog Electronics)

To the



Institute of Engineering And Technology (IET)

J.K Lakshmipat University Jaipur

<u>Aim</u>: To design the differential amplifier according to the given parameters of the Mosfet and verify the gain is matching with the given gain.

Given Parameters:

How to meet the design targets?


Assume we have the following specification and we use the 0.8µm sample technology

$$\begin{split} V_{DD} &= -V_{SS} = 2{,}5V \\ SR &\geq 10V/\mu s \\ f_{-3dB} &\geq 100kHz(C_L \\ &= 5pF) \\ -1{,}5V &\leq ICMR \leq 2V \\ A_{diff} &= 100 \\ P_{diss} &\leq 1mW \end{split}$$


0.8μm CMOS Sample Technology

Parameter	Parameterwerte	Einheit
	NMOS PMOS	
V_{ch0}	$0.7 \pm 0.15 - 0.7 \pm 0.15$	V
K'	110 ± 10% 50 ± 10%	$\mu A/V^2$
7	0,4 0,57	V1/2
λ	0,04 L=lum 0,05 L=lum 0,01 L=2um	V-1
$2 \phi_F $	0,7 0,8	V

Circuit:





Schematic:




Theortical Designing:

	<u> </u>		DELTA Notebook
VM = -Vcs = QSV	Param	Nitos	
SR > 10 V/ US	Vtho		-0.710.15
6-316 > 100 KH2 (CL=SPF)	K1		So±10-1.
-1.SV & JCHR SXV	У	0.4	0.57
Adiple = 100	λ		0.05 /2=14m
Paige SIMW			n 0.01/L=24n
	2/0/	0.7	0-8
>> SR < 15 -> 15 >> 10	V X SPF =	= 10x106 x 5x1	50 HA
> Paiss > IDX VAD >	10 < 7x103x	1 = 1000 × 10	A MOON X
Overall circuit culteret I	ALLOONEDI		
So Is = ID		Doyd	
$I_{D_1}+I_{D_2}=I_5$ so,	ID, = ID2 =	≤ 100 MA	
→ Rout & _ bio	2 /3db >1	OOKH 2	
artifadb CL	22		
1 × 10 11	= 107	= 10000 XID3	=318.47x10
≥ Zixlooxio3xS	31.4	3179	
Rout 318 1			
Actial Rout = 2 (AntAp)Is (O.	2 × 106	= 111,11 KJ	2
(xh+xp)Is (or	10440005) 1200	0.10.1	D) DV
> Kout & Illo	·II KTZ (Le	s than SIRK	
> / Calculating Is considering	g Channel ler	gth modulat	Hon factors'
2 fout = 1 Row =	(0.041b)	0.05 10	
3	Contrag		
Sout = 0.04 x0.05)	- 0.022.	2 3 8 K J	,
J, J, A, 70	Auc		
To get Some margi	ina we toubo	Je 2 100 J	41
ased Date			
ON OPEG	S9 ID, = I	D2 = 20M	*





Verification of Gain:



Gain = Vout/((Vin+)-(Vin-)) = 1.054V/10mV = 105.4 V/V

Here, we can see that our given gain for designing part that is 100 V/V is approximately equal to the gain comes through the simulation of the circuit by putting the value of width and length that comes through calculation.

NOTE:

We have taken the value of VGS of NMOS 5 greater than 0.7v because if we take it lower than this our NMOS will not in ON Situation which results in not generating the current and leads to wrong value for the Gain.

Also, we need to supply the negative voltage at the PMOS Current mirror because we know that PMOS works only when the negative voltage is applied.