

## Part A: Installing Quartus & ModelSim (Intel FPGA Edition)

### 1. Download Quartus Prime Lite Edition

- Go to Intel FPGA Download Center.
- Select **Quartus Prime Lite Edition** (free version).
- [Click Here](#) to Install.

### 2. Select Components to Download


- Quartus Prime (mandatory).
- ModelSim Intel FPGA Starter Edition (mandatory for simulation).

### 3. Install the Software

- Run the Quartus installer and follow on-screen instructions.
- Then install **ModelSim Intel FPGA Starter Edition**.

### 4. Configure EDA Tool Options

1. In Quartus, go to **Tools → Options**
2. Select **EDA Tool Options** from the left pane
3. Under **Simulation**, locate **ModelSim-Altera**
4. Set the path to: `C:\intelFPGA_lite\21.1\modelsim_ase\win32aloem`
5. Click **Apply**, then **OK**.



## Part B: Preparing Project Files

1. Ensure you have the following files:

- asyncfifo.v → Asynchronous FIFO RTL design.
- fifo\_mem.v → FIFO Memory RTL Design
- synchronizer.v → Synchronizer RTL Design
- rptr\_handle.vr → Read Pointer Handler RTL Design
- wptr\_handler.v → Write Pointer Handler RTL Design
- asyncfifo\_tb.v → Testbench file.

Keep them in the same project folder (e.g., D:\Async\_FIFO).

2. Set **asyncfifo.v** as **Top Level Entity**

1. Go to **Assignments → Settings**
2. In the left pane, click **General**
3. In the **Top-level entity field**, type: asyncfifo
4. Click **OK** to save.

3. Click the **Start Compilation** button on the toolbar

4. After Successful Compilation of the asyncfifo.v, simulate the testbench.

1. Go to **Assignments → Settings**.
2. In the left pane, expand **EDA Tool Settings → Simulation**.
3. Set the following options:
  - **Tool name:** ModelSim-Altera
  - **Format for output netlist:** Verilog HDL
  - **Time scale:** 1 ps
  - **Output directory:** simulation/modelsim
  - **Test bench name:** asyncfifo\_tb
4. Click on **compile testbench → Test Benches → new** → select **asyncfifo\_tb.v**
5. Click **Apply**, then **OK**.

5. Go to **Tools → Run Simulation Tool → RTL Simulation**.

