Design Rules Verification ReportFilename: C:\Users\desktop\Documents\Project Files\Altium\Projects\Project - Devlopment\ESP8266-Deskop_Power\ESP8266-Deskop_Power.Pc

Warnings 0 Rule Violations 0

Warnings Total

Page 1 of 2 Thursday 26 Dec 2024 6:30:08 PN

Rule ViolationsClearance Constraint (Gap=4mm) (InNetClass('PowerRails_HighVoltage_AC') OrClearance Constraint (Gap=0.254mm) (InComponentClass('Via_Plugged')),(IsPad)0Clearance Constraint (Gap=0.254mm) (All),(All)0Short-Circuit Constraint (Allowed=No) (All),(not IsBoardCutoutRegion)0Un-Routed Net Constraint ((All))0Modified Polygon (Allow modified: No), (Allow shelved: No)0Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('PowerRails_LowVoltage_DC'))0Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))0
Clearance Constraint (Gap=0.254mm) (InC omponentClass('Via_Plugged')), (IsPad) Clearance Constraint (Gap=0.254mm) (All), (All) Short-Circuit Constraint (Allowed=No) (All), (not IsBoardCutoutRegion) Un-Routed Net Constraint ((All)) Modified Polygon (Allow modified: No), (Allow shelved: No) Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('PowerRails_LowVoltage_DC')) Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))
Clearance Constraint (Gap=0.254mm) (All), (All) Short-Circuit Constraint (Allowed=No) (All), (not IsBoardCutoutRegion) Un-Routed Net Constraint (All) Modified Polygon (Allow modified: No), (Allow shelved: No) Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('PowerRails_LowVoltage_DC')) Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))
Un-Routed Net Constraint ((All)) Modified Polygon (Allow modified: No), (Allow shelved: No) Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('PowerRails_LowVoltage_DC')) Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))
Modified Polygon (Allow modified: No), (Allow shelved: No) Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('PowerRails_LowVoltage_DC')) Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))
Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('PowerRails_LowVoltage_DC')) Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))
Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal_75_ohm'))
Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.3mm) (InNetClass('GND'))
Width Constraint (Min=0.11mm) (Max=0.11mm) (Preferred=0.11mm) (InNetClass('Signal'))
Width Constraint (Min=0.303mm) (Max=0.303mm) (Preferred=0.303mm) (InNetClass('Signal_50_ohm'))
Width Constraint (Min=0.18mm) (Max=0.4mm) (Preferred=0.254mm) (InNetClass('Power_Signal'))
Routing Layers(All) 0
Routing Via (MinHoleWidth=0.3mm) (MaxHoleWidth=0.5mm) (PreferredHoleWidth=0.3mm) (MinWidth=0.45mm) 0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.127mm) (Max=0.127mm) (Prefered=0.127mm) 0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.381mm) (Max=0.381mm) (Prefered=0.381mm)
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.381mm) (Max=0.381mm) (Prefered=0.381mm)
SMD To Corner (Distance=0.127mm) (All)
SMD Neck-Down Constraint (Percent=90%) (not IsTestpoint and not InNetClass('PowerRails_LowVoltage_DC') and not
SMD Entry (Side = Allowed) (Corner = Allowed) (Any Angle = Not Allowed) (Ignore First Corner = Allowed) 0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)
Minimum Annular Ring (Minimum=0.2mm) (IsThruPin)
Minimum Annular Ring (Minimum=0.075mm) (IsVia)
Acute Angle Constraint [Tracks Only] (Minimum=60.000) (All)
Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Pads and Vias to follow the Drill pairs settings
Hole To Hole Clearance (Gap=0.45mm) (ispad), (IsPad)
Minimum Solder Mask Sliver (Gap=0.13mm) (All),(All)
Silk To Solder Mask (Clearance=0.15mm) (All),(All)
Silk to Silk (Clearance=0.102mm) (All),(All)
Net Antennae (Tolerance=0mm) (All)
Board Clearance Constraint (Gap=0mm) ((OnLayer('Top Layer') OR OnLayer('Bottom Layer')))
Height Constraint (Min=0mm) (Max=1816.048mm) (Prefered=12.7mm) (All)
Total 0

Thursday 26 Dec 2024 6:30:08 PN