实验四预习

用 VHDL 语言编写 SM

```
library ieee;
     use ieee.std logic 1164.all;
 2
    use ieee.std logic unsigned.all;
 3
 5 mentity zjw SM is
 6  port(EN: in std_logic;
            clk: in std_logic;
8
            SM: out std logic);
9
    end zjw_SM;
10
11 marchitecture behavioral of zjw SM is
12 signal d: std logic:='0';
13 ■begin
      process(clk)
       begin
       if (clk='0' and clk'event and EN='1') then
16
17
           d <= not d;
18
      else d <= d;
19
        end if;
20
        end process;
       SM <= d;
21
22 end behavioral;
```

用 VHDL 语言编写程序计数器 PC

```
library ieee;
1
     use ieee.std_logic_ll64.all;
2
     use ieee.std_logic_unsigned.all;
   mentity zjw_PCjishuqi is
5
         port(CIN: in std_logic_vector(7 downto 0);
             IN PC, LD PC: in std logic;
8
             Reset, clk, NOP: in std logic;
9
             PC: out std_logic_vector(7 downto 0));
10
    end zjw_PCjishuqi;
11
12
   architecture behavioral of zjw_PCjishuqi is
    signal d: std_logic_vector(7 downto 0):="000000000";
13
14 begin
        process(LD PC, Reset, clk, NOP)
16
        begin
       if Reset='l' then
17
    d <= "000000000";
18
19
        elsif clk='0' and clk'event then
            if NOP='1' or (LD_PC='1' and IN_PC='1') then
20
21
                 d<=d+1;
             elsif LD PC='1' and IN PC='0'then
22
23
                 d<=CIN;
24
             end if;
25
        end if;
26
         end process;
         PC <= d;
27
28
   end behavioral;
```

用 VHDL 语言编写寄存器组

```
library ieee;
2
     use ieee.std_logic_l164.all;
3
   mentity zjw jicunqizu is
       port(CIN: in std logic vector(7 downto 0);
6
         RAA, RWBA: in std_logic_vector(1 downto 0);
7
         N_WE, rst, clk: in std_logic;
8
         A OUT, B OUT: out std logic vector (7 downto 0));
9
    end zjw jicunqizu;
10
11 = architecture behavorial of zjw jicunqizu is
    signal A,B,C: std logic vector(7 downto 0):="000000000";
12
13 ■begin
         A OUT <= A when RAA="00" else
14
15
                 B when RAA="01" else
16
                 C when RAA="10" or RAA="11";
         B_OUT<=A when RWBA="00" else
17
                 B when RWBA="01" else
18
                 C when RWBA="10" or RWBA="11";
19
         process(rst, N WE, RWBA, RAA, clk)
20
21
         if rst = 'l' then
22
             A <= "000000000";
23
             B <= "000000000";
24
25
             C <= "000000000";
   elsif N WE='0' then
26
27
             if clk'event and clk = '0' then
                 if(RWBA="00") then
28
29
                     A<=CIN;
                 elsif(RWBA="01") then
30
                     B<=CIN;
31
32
   elsif(RWBA="10") then
33
                     C<=CIN;
34
                 end if;
35
             end if;
         end if;
36
37
         end process;
38 end;
```

采用 LPM_RAM_IO 定制

