

VHDL 语言设计 4 位并行加法器

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity zjw_bingxingjiafaqi is
4  ┌   port (A,B: in std_logic_vector(3 downto 0);
5  │       Dout: out std_logic_vector(3 downto 0);
6  │       Dout1:out std_logic);
7  └   end zjw_bingxingjiafaqi;
8
9  architecture bx of zjw_bingxingjiafaqi is
10 ┌ component quanjiaqi_vhdl
11 │   port (X,Y,Z: in std_logic;|
12 │       S,C: out std_logic);
13 └ end component;
14 signal D: std_logic_vector(2 downto 0);
15 begin
16     g0: quanjiaqi_vhdl port map(A(0),B(0),'0',Dout(0),D(0));
17     g1: quanjiaqi_vhdl port map(A(1),B(1),D(0),Dout(1),D(1));
18     g2: quanjiaqi_vhdl port map(A(2),B(2),D(1),Dout(2),D(2));
19     g3: quanjiaqi_vhdl port map(A(3),B(3),D(2),Dout(3),Dout1);
20 end bx;
```

VHDL 语言设计 4 位串行加法器

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity zjw_chuanxingjiafaqi is
4  port (F,E: in std_logic_vector(3 downto 0);
5        M4: out std_logic_vector(3 downto 0));
6  end zjw_chuanxingjiafaqi;
7
8  architecture bre of zjw_chuanxingjiafaqi is
9
10     component quanjiaqi_vhdl
11     port (X,Y,Z: in std_logic;
12           S,C: out std_logic);
13     end component;
14     component yiwei_vhdl
15     port (A: in std_logic_vector(3 downto 0);
16           C: in std_logic;
17           B: out std_logic_vector(3 downto 0));
18     end component;
19     signal D: std_logic_vector(3 downto 0);
20     signal N: std_logic_vector(3 downto 0);
21     signal M0: std_logic_vector(3 downto 0);
22     signal M1: std_logic_vector(3 downto 0);
23     signal M2: std_logic_vector(3 downto 0);
24     signal M3: std_logic_vector(3 downto 0);
25     signal N0: std_logic_vector(3 downto 0);
26     signal N1: std_logic_vector(3 downto 0);
27     signal N2: std_logic_vector(3 downto 0);
28     signal N3: std_logic_vector(3 downto 0);
29     signal Dout: std_logic_vector(3 downto 0);
30     begin
31         M0 <= F;
32         N0 <= E;
33         g0: quanjiaqi_vhdl port map(M0(0),N0(0),'0',Dout(0),D(0));
34         M1 <= Dout(0) & M0(3 downto 1);
35         N1 <= Dout(0) & N0(3 downto 1);
36
37         g1: quanjiaqi_vhdl port map(M1(0),N1(0),D(0),Dout(1),D(1));
38         M2 <= Dout(1) & M1(3 downto 1);
39         N2 <= Dout(1) & N1(3 downto 1);
40
41         g2: quanjiaqi_vhdl port map(M2(0),N2(0),D(1),Dout(2),D(2));
42         M3 <= Dout(2) & M2(3 downto 1);
43         N3 <= Dout(2) & N2(3 downto 1);
44
45         g3: quanjiaqi_vhdl port map(M3(0),N3(0),D(2),Dout(3),D(3));
46         M4 <= Dout(3) & M3(3 downto 1);
47
48     end ;
```

VHDL 语言设计模型机运算器 ALU

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  entity zjw_ALU is
5  port(R1, R2: in std_logic_vector(7 downto 0);
6       S: in std_logic_vector(3 downto 0);
7       M: in std_logic;
8       C, Z: out std_logic;
9       Rlout: out std_logic_vector(7 downto 0));
10 end zjw_ALU;
11
12 architecture bev of zjw_ALU is
13 signal instruct: std_logic_vector(3 downto 0);
14 signal sum: std_logic_vector(8 downto 0);
15 signal d: std_logic;
16 begin
17 instruct <= S;
18 C <= sum(8);
19 Z <= '1' when sum="00000000" else '0';
20 process(instruct,M)
21 begin
22 if M='1' then
23 if instruct = "1001" then
24 sum <= ('0' & R1) + ('0' & R2);
25 Rlout <= sum(7 downto 0);
26 elsif instruct = "0110" then
27 sum <= ('0' & R1) - ('0' & R2);
28 Rlout <= sum(7 downto 0);
29 elsif instruct = "1010" or instruct = "0100" then
30 Rlout <= R1;
31 elsif instruct = "1111" then
32 Rlout <= R2;
33 else
34 Rlout <= "ZZZZZZZZ";
35 end if;
36 else
37 if instruct = "1011" then
38 Rlout <= R1 or R2;
39 elsif instruct = "0101" then
40 Rlout <= not R1;
41 else
42 Rlout <= "ZZZZZZZZ";
43 end if;
44 end if;
45 end process;
46 end;
```

VHDL 语言设计移位逻辑

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity zjw_yiweilluoji is
6  port(F,FRL,FRR: in std_logic;
7       data_in: in std_logic_vector(7 downto 0);
8       FZ,FC: out std_logic;
9       data_out: out std_logic_vector(7 downto 0));
10 end zjw_yiweilluoji;
11
12 architecture behave of zjw_yiweilluoji is
13 signal d: std_logic_vector(7 downto 0);
14 begin
15     data_out<=d;
16     process(F,FRL,FRR,data_in)
17     begin
18         if F='1' then
19             d <=data_in;
20             FC <= '0';
21             FZ <= '0';
22         elsif FRL='1' then
23             d <=data_in(6 downto 0)&data_in(7);
24             FC <= data_in(7);
25             if d="00000000" then
26                 FZ <= '1';
27             else
28                 FZ <= '0';
29             end if;
30         elsif FRR='1' then
31             d <=data_in(7) & data_in(7 downto 1);
32             FC <= data_in(0);
33             if d="00000000" then
34                 FZ <= '1';
35             else
36                 FZ <= '0';
37             end if;
38         else
39             d <="ZZZZZZZZ";
40             FC <= '0';
41             FZ <= '0';
42         end if;
43     end process;
44 end;
```