







Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: BLOCK_DIAGRAM.SchDoc	Sheet 1 of 18
Checked by: BAO BUI Q.	Document No: 1	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 8/27/2025






Project: BEE-PC1		Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: POWER_TREE.SchDoc	Sheet 2 of 18	
Checked by: BAO BUI Q.	Document No: 2	Size: A3	
Approved by: VU PHAM	Revision: V1.2.2	Date: 8/27/2025	

CONNECT BETWEEN EXP AND COMM



PC104



Project: BEE-PC1

Sub-system: NANORACK_EXP_CONTROLLER

Design by: SANG HUYNH

Sheet title: CONNECTOR.SchDoc

Sheet 3 of 18

Checked by: **BAO BUI Q.**

Document No: 3


Size: A3

Approved by: **VU PHAM**


Revision: V1.2.2

Date: 9/4/2025


Bộ HS, chuyển sang FS USB




Project: BEE-PC1		Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: USB_FS.SchDoc	Sheet 5 of 18	
Checked by: BAO BUI Q.	Document No: 5	Size: A3	
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/5/2025	




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: MRAM.SchDoc	Sheet 8 of 18
Checked by: BAO BUI Q.	Document No: 8	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/5/2025




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: LVDS.SchDoc	Sheet 9 of 18
Checked by: BAO BUI Q.	Document No: 9	Size: A3
Approved by: VU PHAM HuyThang	Revision: V1.2.2	Date: 9/5/2025



Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: CAN.SchDoc	Sheet 10 of 18
Checked by: BAO BUI Q.	Document No: 10	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/4/2025








Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: I2C.SchDoc	Sheet 11 of 18
Checked by: BAO BUI Q.	Document No: 11	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/1/2025




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: FPGA.SchDoc	Sheet 12 of 18
Checked by: BAO BUI Q.	Document No: 12	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/2/2025



1	2	3	4	5	6
---	---	---	---	---	---




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: TEMP_CTRL.SchDoc	Sheet 14 of 18
Checked by: BAO BUI Q.	Document No: 14	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/4/2025




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: WATCHDOG.SchDoc	Sheet 15 of 18
Checked by: BAO BUI Q.	Document No: 15	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/1/2025

STLink-V3 MINIE


009159010061911



HEADER 5X2 EXPAND FOR DEBUG




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: DEBUG.SchDoc	Sheet 16 of 18
Checked by: BAO BUI Q.	Document No: 16	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/2/2025




Project: BEE-PC1	Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: MCU_POWER.SchDoc	Sheet 17 of 18
Checked by: BAO BUI Q.	Document No: 17	Size: A3
Approved by: VU PHAM	Revision: V1.2.2	Date: 9/5/2025


SDRAM




MODULE_FPGA




OTG_HS




OSC_32M



OSC_25M




BT_NRST




eMMC




DEBUG



LVDS




FRAM




WATCHDOG




CAN



I2C



LEDs



ADC



Project: BEE-PC1

Sub-system: NANORACK_EXP_CONTROLLER

Design by: SANG HUYNH

Sheet title: MCU.SchDoc

Sheet 18 of 18

Checked by: BAO BUI Q.

Document No: 18

Size: A3

Approved by: VU PHAM

Revision: V1.2.2

Date: 9/5/2025