CS M151B Homework 4 Baolinh Nguyen

UID: 104732121

4.7 In this exercise we examine in detail how an instruction is executed in a single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word:

1010110001100010000000000000010100.

Assume that data memory is all zeros and that the processor's registers have the following values at the beginning of the cycle in which the above instruction word is fetched:

10		r2	r3	6	15	r Q	18	122	131
0	-1	2	-3	-4	10	6	8	2	16

- 4.7.1 [5] <\$4.4> What are the outputs of the sign-extend and the jump "Shift left 2" unit (near the top of Figure 4.24) for this instruction word?
- 4.7.2 [10] <\$4.4> What are the values of the ALU control unit's inputs for this
- 4.7.3 [10] <\$4.4> What is the new PC address after this instruction is executed? Highlight the path through which this value is determined.
- 4.7.4 [10] <64.4> For each Mux, show the values of its data output during the execution of this instruction and these register values.

10 (011 - JW INST.

- 4.7.5 [10] <\$4.4> For the ALU and the two add units, what are their data input values?
- 4.7.6 [10] <\$4.4> What are the values of all inputs for the "Registers" unit?


[25-0]: 000 11 000 [00000000000000000000

smift left 2


4.7.8. ALU unind units inputs 10070 4.7.3. The value of the PCTS PCT4. THE PC goes to the + LU, gots 4

but because Branch =0, the value for 0 istaten,

which is PC+4. 00010 - either 00010 or -1-0 > 20 PC14 - 0 0000 0 PC14 - 0 PC14 -



4.7.6.



CS M151B Homework 4

Baolinh Nguyen


UID: 104732121

2) jal instruction - J type instruction that has the following effect:

R[\$r31] = PC+4

 $PC = [31..28](PC+4) \mid [27..0] (I << 2)$

(in other words, this works exactly like the jump instruction we covered but also writes PC+4 to register \$r31 - and always writes to register \$r31)




Ce	J.A.L
pegivst	Х
NLUSDC	χ
MEM TO FEG	Х
leanfile /	i
MEDIEVRITE	0
MEMPEAD	0
BILANCH	Х
ALUIP	X
JALLC	1

CS M151B Homework 4

Baolinh Nguyen UID: 104732121

1) blt instruction - I type instruction that has the following effect:




ALVQ			G.	BLT
	operati m	ALLI	regos7	X
ALVIP	X	add	ALUSPO	0
0 0 0 1	×	rub	MEMTOREG	٠X
	4.1.1	add	PEGNKITE	0
(0	add sub	dub	MEMMPITE	0
	and	and	MEMPEAD	0
	o r	0 r	BRANCH	0
	9		ALMOP	П
И	set on less t	nan fumber than		

a -> a 2 6

CS M151B Homework 4

Baolinh Nguyen UID: 104732121


3) jr instruction - R type instruction that has the following effect:



ALVOP	PVNU	ALH	JRO
00	Х	add	0
01	X	cub	0
(V	add	add	D
	sub	su h	д
	and	and	O
	01	or	0
	urc	X	I



Datapath With Control



ALU Control

Assume 2-bit ALUOp derived from opcode

Combinational logic derives ALU control

Δ obcode					
_	LUOP	ALUOp Operation	funct	ALU function	ALU control
-	8	load word	XXXXXX	add	0010
SW	8	store word	XXXXXX	add	0010
ped	10	branch equal	XXXXXX	subtract	0110
R-type	9	add	100000	add	0010
		subtract	100010	subtract	0110
	•	AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111



