CS M151B Homework 5 Baolinh Nguyen UID: 104732121

**4.13** This exercise is intended to help you understand the relationship between forwarding, hazard detection, and ISA design. Problems in this exercise refer to the following sequence of instructions, and assume that it is executed on a 5-stage pipelined datapath:

add r5,r2,r1 1w r3,4(r5) 1w r2,0(r2) or r3,r5,r3 sw r3,0(r5)

**4.13.1** [5] <\$4.7> If there is no forwarding or hazard detection, insert nops to ensure correct execution.

Q: how many cycles would it take to execute this code on the 5-stage pipelined datapath with forwarding logic?

14 moles

## CS M151B Homework 5 Baolinh Nguyen

UID: 104732121

**4.14** This exercise is intended to help you understand the relationship between delay slots, control hazards, and branch execution in a pipelined processor. In this exercise, we assume that the following MIPS code is executed on a pipelined processor with a 5-stage pipeline, full forwarding, and a predict-taken branch predictor:

|AV4|| | lw r2,0(r1) | label1: beq r2,r0.label2 # not taken once, then taken | lw r3.0(r2) | beq r3.r0.label1 # taken | add r1.r3.r1 | label2: sw r1.0(r2)

**4.14.1** [10] <\$4.8> Draw the pipeline execution diagram for this code, assuming there are no delay slots and that branches execute in the FX stage.

Show the pipeline diagram for the following cases:

- a) full forwarding, branches resolved in EX
- b) full forwarding, branches resolved in ID

```
4.14.1.
                                                                                           U
                                                                                                 18
                                                          u
                                                                       13
                                                                          14
                                                                                15
                                                                                      16
                                                                                                      17
                                                     10
                                                                12
 LW
               W
                              WB
                   EX
BEQ
                              ID
                                   ĘX
                        10
              IF
SW
                   15
                                   10
Inst. after sor
                                 IF
                            nestlind
LW
                                            10
                                                          WB
                                                EX
BEQ
                                                           (D
                                           1F
                                                ID
                                                            IF
LW
                                                IF
                                                     IF
BEQ
SW
                                                                          IF
                                                                                        CX
                                                                                    10
                                                                      IF
                                                                                IF
b. Branch replaced in 10 stage
                                                                                                       18
                                                                                                   17
                                                                                       15
                                                                             13
                                                                  11
                                                                       12
                   3
                              WB
LW
                 EX
           10
                                               WB
                             10
                10
           IF
BEU
                                         UK
                                                M
                lf
W
                                               UX
                                   11
                                        10
LW
                                                                    £X
                                                      10
                                              10
                                        IF
BEQ
                                              IF
                                                     11
                                                            IF
                                                                             M
                                                                        EX
LW
                                                                                   ID
OF Q
 SW
                                                                                   1F
                                                                                      10
```



CS M151B Homework 5 Baolinh Nguyen UID: 104732121

**4.16** This exercise examines the accuracy of various branch predictors for the following repeating pattern (e.g., in a loop) of branch outcomes: T, NT, T, T, NT

**4.16.1** [5] <\$4.8> What is the accuracy of always-taken and always-not-taken predictors for this sequence of branch outcomes?

**4.16.2** [5] <\$4.8> What is the accuracy of the two-bit predictor for the first 4 branches in this pattern, assuming that the predictor starts off in the bottom left state from Figure 4.63 (predict not taken)?

**4.16.3** [10] < 4.8> What is the accuracy of the two-bit predictor if this pattern is repeated forever?