CS M151B Homework 7

Baolinh Nguyen

UID: 104732121

5.3 For a direct mapped cache design with a 32-bit address, the following bits of the address are used to access the cache

,		. 1/2		$z_{i,j}^{(i)}, j_{i}$	1776
31	iu] · · · ·	c ;	4 (

5.3.1 $\{5\}$ \emptyset 5.3 \times What is the cache block size (in words)?

5.3.2 [5] < \$5.3 How many entries does the cache have?

Starting from power on, the following byte-addressed cache references are recorded

F-2				5.5 5.5				. 4		
O	្ន	1e	132	232	160	1024	31,1	140	3100 - 1	K0 , ∠180

5.3.4 [10] < 95.3 - How many blocks are replaced?

5.3.5 [10] < \$5.3> What is the hit ratio?

UID: 104732121

5.5 Media applications that play audio or video files are part of a class of workloads called "streaming" workloads are , they bring in large amounts of data but do not reuse much of it. Consider a video streaming workload that accesses a 512 KiB working set sequentially with the following address stream

0, 2, 4, 6, 8, 10, 12, 14, 16,

5.5.1 [5] • §§5.4, 5.8 • Assume a 64 KiB direct-mapped cache with a 32 byte block. What is the miss rate for the address stream above? How is this miss rate sensitive to the size of the cache or the working set? How would you categorize the misses this workload is experiencing, based on the 3C model?

5.5.2 [5] < \$ \\$5.1, 5.8 · Re-compute the miss rate when the cache block size is 16 bytes, 64 bytes, and 128 bytes. What kind of locality is this workload exploiting?

5.9.1 (apacity of (ache
$$\frac{64 \times 1024 \text{ B}}{32 \text{ b} | \text{block}} = 204 \times \text{ Blocks}$$

Since there are 2048 blocks | slots, there will be log_2 (2048) = 11 index bits.

Since each block is 32 bytes, there will be log_2 (32) = 5 offer him.

A block can held up to 32 if these addresses, and since me access
every 2nd address, we can strong to \frac{32}{2} = 10 addresses in a single
block. Thus, though the first access of a sector to 10 addresses mill be
a miss, the remaining 15 mill be hills - Thus, one miss rate is
\[\frac{1}{16} - 100 = \frac{6.25}{1} \] The miss rate is sensitive to the site of the blocks
in the cache and these are compulsory musics vince they are misses
that only due tinemes having seen that address before.

5.5.2. In general, the miss rate = Jumpsite blocksite

16 bytes
$$\Rightarrow \frac{2}{14} \times 100 = \frac{1}{8} \times 100 = [12.5]$$

on bytes $\Rightarrow \frac{2}{64} \times 100 = \frac{1}{32} \times 100 = [3.125]$
(as bytes $\Rightarrow \frac{2}{129} \times 100^{\frac{1}{2}} = \frac{1}{64} \times 100 = [1.5625]$

Because of spatial locality.

CS M151B Homework 7 Baolinh Nguyen UID: 104732121

5.6 In this exercise, we will look at the different ways capacity affects overall performance. In general, cache access time is proportional to capacity. Assume that main memory accesses take 70 ns and that memory accesses are 36% of all instructions. The following table shows data for L1 caches attached to each of two processors, P1 and P2.

r Sal		Contract To	WATER THE
P1	;; KiB	8.0	0.66 ns
P2	4 KiB	6.07	0,90 ns

5.6.2 [5] <\$5.4> What is the Average Memory Access Time for P1 and P2?

For the next three problems, we will consider the addition of an L2 cache to P1 to presumably make up for its limited L1 cache capacity. Use the L1 cache capacities and hit times from the previous table when solving these problems. The L2 miss rate indicated is its local miss rate.

	The second second	The second
1 MiB	95),	5.62 ns

5.6.4 [10] <\$5.4> What is the AMAT for P1 with the addition of an L2 cache? Is the AMAT better or worse with the L2 cache?

$$AMAT_{1} = \frac{1}{1} (0.44 + 0.08 (70)) ; t 0.34 (0.40.08 (70)) = [v.74 ns]$$

$$AMAT_{2} = \frac{1}{1} (0.44 + 0.04 (70)) + 0.34 (0.40 + 0.04 (70)) = [G.1 ns]$$

$$1.34$$

$$5.4.7.$$

$$AMAT_{1} = \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$1.36$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$1.36$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$1.36$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (0.40 + 0.08 (5.42 + 0.95 (70)))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (40))) + 0.36 (5.42 + 0.95 (70))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (70))) + 0.36 (0.42 + 0.08 (5.42 + 0.95 (70)))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (70))) + 0.36 (0.42 + 0.08 (5.42 + 0.95 (70)))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (70))) + 0.36 (0.42 + 0.08 (5.42 + 0.95 (70))$$

$$= \frac{1}{1} (0.44 + 0.08 (5.42 + 0.95 (70))) + 0.36 (0.42 + 0.08 (70))$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

$$= \frac{1}{1} (0.44 + 0.08 (70) + 0.08 (70)$$

- 5. Why, oh why, must we do TCPI? (40 points): We are going to assess branch and cache performance on the pipelined datapath from class we have full data forwarding. Our peak CPI is 1.0. Assume that 30% of instructions are branches, and that we have a single cycle branch hazard on this processor. Our branch predictor always guesses not taken. 50% of branches are not taken. Our processor has an instruction cache and data cache both take a single cycle to access. The instruction cache miss rate is 10% and the data cache miss rate is 30%. The next level of the memory hierarchy is an L2 cache with a miss rate of 20% and an access time of 10 cycles, this is in addition to the L1 cache latency. Main memory has an access time of 80 cycles, this is in addition to the latency of the L1 and L2 caches. 20% of instructions are loads, and stores do not stall the processor on a cache miss. 3/5ths of loads have dependent instructions following them. Our target application executes 1,000,000 instructions. The processor clock runs at 2 GHz.
 - a. Calculate the average memory access time (AMAT) of the processor:

 AMAT: $\frac{4.467}{4.467}$ cycles

 Is 1

 DB 1

 AMAT = 1(1+0.1(10+0.2(80 J)) + 0.2(1+0.5(10+0.2(80)))

 1.2

 MtM 80
 - b. Calculate TCPI for our target application on our processor.

$$= (.0 + (0.2)(0.6)(1) + (0.3)(6.5)(1) = 1.24$$

c. Suppose 1/6th of all branches are procedure calls. Each procedure call (i.e. a jal instruction) in our application also has a return (i.e. a jr instruction). These will all be mispredicted because we always guess not taken. One approach to reducing branch hazards in such a case is to *in-line* the procedure call. The compiler basically takes the instructions in the body of the procedure call and replaces all calls to that procedure with these instructions. This means that instead of the code:

```
add $s0, $s0, $t1
jal Target
add $s0, $s0, $t2
jal Target
.....
....
Target: lw $t3, 0 ($s0)
addi $t3, $t3, 200
sw $t3, 0 ($s0)
jr $ra
```

We would have the code:

```
add $s0, $s0, $t1
lw $t3, 0 ($s0)
addi $t3, $t3, 200
sw $t3, 0 ($s0)
add $s0, $s0, $t2
lw $t3, 0 ($s0)
addi $t3, $t3, 200
sw $t3, 0 ($s0)
.....
```

The benefit in this simple example is that we avoid four branches (two jal's and two jr's), but the size of the instruction text segment in memory (i.e. the size of the actual program we are running) has increased. Now, instead of the lw, addi, and sw being in one place in the text segment, they are in two places. This can increase the miss rate of the instruction cache.

10

Suppose that we try in-lining on our processor. In order for performance to improve, the cost of increasing the instruction cache miss rate must not exceed the benefit of reducing branch hazards. Using TCPI as the CPI in the equation for Execution Time, provide an upper bound on the miss rate of the instruction cache to improve performance when using in-lining. Assume that the L2 cache's miss rate does not change.

MP banch 150000 100000 200000 = 0:15

Thus

$$BCP|_{num} = 1.0 + (01)(06)(1) + \frac{200000}{1000000} (0.25)(1) = 1.18$$

Looking dour instruction wart,

$$E7_{011} = 5.43 \times 10000000 \times \frac{1}{2 \times 107} = 0.001715$$

ETOID Z ET new

0.0021152 0.00131.10.0117MPA