













DRV8848 ZHCSCX5A - OCTOBER 2014-REVISED NOVEMBER 2015

DRV8848 双路 H 桥电机驱动器

特性

- 双路 H 桥电机驱动器
 - 单通道/双通道刷式直流
 - 步讲
- 脉宽调制 (PWM) 控制接口
- 可选电流调节, 具有 20us 固定关断时间
- 每个 H 桥均提供高输出电流
 - 最大驱动器电流为 2A(12V 且 T_A = 25°C 时)
 - 并联模式下最大驱动器电流为 4A(12V 且 T_A = 25°C 时)
- 工作电源电压范围为 4V 至 18V
- 3µA 低电流睡眠模式
- 散热增强型表面贴装封装
- DRV8303 中的 特性
 - VM 欠压闭锁 (UVLO)
 - 过流保护 (OCP)
 - 热关断 (TSD)
 - 故障条件指示引脚 (nFAULT)

2 应用

- 电器
- 通用刷式电机和步进电机
- 打印机

3 说明

DRV8848 提供适用于家用电器和其他机电一体化应用 的双 H 桥 电机驱动器。该器件可用于驱动一个或两个 直流电机、一个双极性步进电机或其它负载。利用一个 简单的 PWM 接口便可轻松连接到控制器电路。

每个 H 桥驱动器的输出块都包含配置为全 H 桥的 N 通 道和 P 通道功率 MOSFET, 用于驱动电机绕组。每个 H 桥都含有一个调节电路, 可通过固定关断时间斩波 方案调节绕组电流。DRV8848 能够从每个输出驱动高 达 2A 电流, 在并联模式下驱动高达 4A 电流(正常散 热, 12V 且 T_A = 25°C 时)。

低功耗睡眠模式可将部分内部电路关断,从而实现极低 的静态电流和功耗。这种睡眠模式可通过专用的 nSLEEP 引脚来设定。


还提供用于 UVLO、OCP、短路保护和过热保护的内 部保护功能。故障条件通过 nFAULT 引脚指示。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
DRV8848	HTSSOP (16)	5.00mm x 6.40mm

(1) 要了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图





12 机械、封装和可订购信息......19

	目录	
特性	1	7.3 Feature Description
应用	1	7.4 Device Functional Modes14
说明	1	8 Application and Implementation 15
修订历史记录		8.1 Application Information 15
Pin Configuration and Functions		8.2 Typical Application
Specifications		9 Power Supply Recommendations 17
6.1 Absolute Maximum Ratings		9.1 Bulk Capacitance Sizing
6.2 ESD Ratings		10 Layout 18
6.3 Recommended Operating Conditions		10.1 Layout Guidelines 18
6.4 Thermal Information		10.2 Layout Example
6.5 Electrical Characteristics		11 器件和文档支持 19
6.6 Timing Requirements		11.1 社区资源19
6.7 Typical Characteristics		11.2 商标 19

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Detailed Description 8

7.1 Overview 8


7.2 Functional Block Diagram 9

Changes from Original (October 2014) to Revision A Updated unit for R _{DS(ON)} Corrected lines for Figure 6 己添加 社区资源	Page	
•	Updated unit for R _{DS(ON)}	5
•	Corrected lines for Figure 6	10
•	已添加 <i>社区资源</i>	19



5 Pin Configuration and Functions

PWP Package 16-Pin HTSSOP Top View



Pin Functions

PIN					
NAME	NO.	TYPE		DESCRIPTION	
			Duides Aisset 4	Controls ACUITA to level inset	
AIN1	16	ı	Bridge A input 1	Controls AOUT1; tri-level input	
AIN2	15	I	Bridge A input 2	Controls AOUT2; tri-level input	
AISEN	3	0	Winding A sense	Connect to current sense resistor for bridge A, or GND if current regulation is not required	
AOUT1 2		0	Winding A output		
AOUT2 4		0	winding A dulput		
BIN1	9	1	Bridge B input 1	Controls BOUT1; internal pulldown	
BIN2	10	I	Bridge B input 2	Controls BOUT2; internal pulldown	
BISEN	6	0	Winding B sense	Connect to current sense resistor for bridge A, or GND if current regulation is not required	
BOUT1	7	0	Winding Doubout		
BOUT2	5	U	Winding B output		
CND	13	PWR	Davisa ground	Dath the CND air and device Devember and the contracted to assured	
GND	PPAD	PWK	Device ground	Both the GND pin and device PowerPAD must be connected to ground	
nFAULT	8	OD	Fault indication pin	Pulled logic low with fault condition; open-drain output requires external pullup	
nSLEEP	1	I	Sleep mode input	Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown	
VINT	14	_	Internal regulator	Internal supply voltage; bypass to GND with 2.2-μF, 6.3-V capacitor	
VM 12 PWR Power supply Connect to motor power supply; bypass to GND with a 0.1- and 10-μF (minimum) ce capacitor rated for VM		Connect to motor power supply; bypass to GND with a 0.1- and 10- $\!\mu F$ (minimum) ceramic capacitor rated for VM			
VREF	11	I	Full-scale current reference input	Voltage on this pin sets the full scale chopping current; short to VINT if not supplying an external reference voltage	

External Components

			•
COMPONENT	PIN 1	PIN 2	RECOMMENDED
C _{VM}	VM	GND	10-μF (minimum) ceramic capacitor rated for VM
C _{VM}	VM	GND	0.1-μF ceramic capacitor rated for VM
C _{VINT}	VINT	GND	6.3-V, 2.2-µF ceramic capacitor
R _{nFAULT}	VCC ⁽¹⁾	nFAULT	>1 kΩ
R _{AISEN}	AISEN	GND	Sense resistor, see <i>Typical Application</i> for sizing
R _{BISEN}	BISEN	GND	Sense resistor, see <i>Typical Application</i> for sizing

⁽¹⁾ VCC is not a pin on the DRV8848, but a VCC supply voltage pullup is required for open-drain output nFAULT; nFAULT may be pulled up to VINT



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range referenced with respect to GND (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Power supply voltage (VM)	-0.3	20	V
	Power supply voltage ramp rate (VM)	0	2	V/µs
	Internal regulator voltage (VINT)	-0.3	3.6	V
	Analog input pin voltage (VREF)	-0.3	3.6	V
	Control pin voltage (AIN1, AIN2, BIN1, BIN2, nSLEEP, nFAULT)	-0.3	7	V
	Continuous phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-0.3	$V_{VM} + 0.6$	V
	Continuous shunt amplifier input pin voltage (AISEN, BISEN) ⁽²⁾	-0.6	0.6	V
	Peak drive current (AOUT1, AOUT2, BOUT1, BOUT2, AISEN, BISEN)	Interna	lly limited	Α
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	ů

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	\/
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{VM}	Power supply voltage range ⁽¹⁾	4	18	V
V _{VREF}	Reference rms voltage range (2)	1	3.3	V
f_{PWM}	Applied STEP signal	0	250	kHz
I _{VINT}	VINT external load current		1	mA
I _{rms}	Motor rms current per H-bridge ⁽³⁾	0	1	А
T _A	Operating ambient temperature	-40	85	°C

⁽¹⁾ Note that R_{DS(ON)} increases and maximum output current is reduced at VM supply voltages below 5 V.

6.4 Thermal Information

		DRV8848	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Transients of ±1 V for less than 25 ns are acceptable.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Operational at VREF between 0 and 1 V, but accuracy is degraded.

⁽³⁾ Power dissipation and thermal limits must be observed.



6.5 Electrical Characteristics

 $T_A = 25$ °C, over recommended operating conditions unless otherwise noted

,,	PARAMETER	conditions unless otherwise noted TEST CONDITIONS	MIN	TYP	MAX	UNIT
DOWED (TEST CONDITIONS	IVIIIA		IVIAA	ONIT
	SUPPLIES (VM, VINT)					
V _{VM}	VM operating voltage		4		18	V
I_{VM}	VM operating supply current	V _{VM} = 12 V, excluding winding current, nSLEEP = 1	2.5	3.8	5.5	mA
I_{VMQ}	VM sleep mode supply current	$V_{VM} = 12 \text{ V}, \text{ nSLEEP} = 0$	0.5	1.2	3	μΑ
t _{SLEEP}	Sleep time	nSLEEP = 0 to sleep mode			1	ms
t _{WAKE}	Wake time	nSLEEP = 1 to output transition			1	ms
t _{ON}	Power-on time	V _{VM} > V _{UVLO} rising to output transition			1	ms
V _{INT}	VINT voltage	$V_{VM} > 4 \text{ V}, I_{OUT} = 0 \text{ A to 1 mA}$	3.13	3.3	3.47	V
LOGIC-LI	EVEL INPUTS (BIN1, BIN2, NSLEE	EP)				
V _{IL}	Input logic low voltage		0		0.7	V
V _{IH}	Input logic high voltage		1.6		5.5	V
V _{HYS}	Input logic hysteresis		100			mV
I _{IL}	Input logic low current	V _{IN} = 0 V	-1		1	μА
I _{IH}	Input logic high current	$V_{IN} = 5 \text{ V}$	1		30	μА
11.1	,	BIN1, BIN2		200		
R_{PD}	Pulldown resistance	nSLEEP		500		kΩ
		AIN1 or AIN2		400		ns
t_{DEG}	Input deglitch time	BIN1 or BIN2		200		ns
		AIN1 or AIN2 edge to output change		800		ns
t _{PROP}	Propagation delay	BIN1 or BIN2 edge to output change		400		
TDLLEVE	EL INDLITE (AINA AINO)	BINT of BINZ edge to output change		400		ns
V _{IL}	EL INPUTS (AIN1, AIN2) Tri-level input logic low voltage		0		0.7	V
			0	1.1	0.7	V
V _{IZ}	Tri-level input Hi-Z voltage		4.0	1.1		
V _{IH}	Tri-level input logic high voltage		1.6		5.5	V
V _{HYS}	Tri-level input hysteresis		100			mV
l _{IL}	Tri-level input logic low current	$V_{IN} = 0 V$	-30		-1	μΑ
IH	Tri-level input logic high current	$V_{IN} = 5 V$	1		30	μΑ
R _{PD}	Tri-level pulldown resistance	To GND		170		kΩ
R _{PU}	Tri-level pullup resistance	To VINT		340		kΩ
	L OUTPUTS (NFAULT)		T			
V _{OL}	Output logic low voltage	$I_O = 5 \text{ mA}$			0.5	V
ОН	Output logic high leakage	$V_{O} = 3.3 \text{ V}$	-1		1	μΑ
MOTOR [DRIVER OUTPUTS (AOUT1, AOUT	T2, BOUT1, BOUT2)				
D	High-side FET on-resistance	$V_{VM} = 12 \text{ V}, I = 0.5 \text{ A}, T_{J} = 25^{\circ}\text{C}$		550		mΩ
R _{DS(ON)}	riigii-side r E r oii-lesistance	$V_{VM} = 12 \text{ V}, I = 0.5 \text{ A}, T_{J} = 85^{\circ}\text{C}^{(1)}$		660		11152
n	Low side FFT on resistance	$V_{VM} = 12 \text{ V}, I = 0.5 \text{ A}, T_{J} = 25^{\circ}\text{C}$		350		O
R _{DS(ON)}	Low-side FET on-resistance	$V_{VM} = 12 \text{ V}, I = 0.5 \text{ A}, T_J = 85^{\circ}\text{C}^{(1)}$		420		mΩ
OFF	Off-state leakage current	V _{VM} = 5 V, T _J = 25°C	-1		1	μΑ
RISE	Output rise time			60		ns
FALL	Output fall time			60		ns
t _{DEAD}	Output dead time	Internal dead time		200		ns
	RRENT CONTROL (VREF, AISEN,	BISEN)	•			
I _{REF}	Externally applied VREF input current	V _{VREF} = 1 to 3.3 V			1	μΑ
V _{TRIP}	xISEN trip voltage	For 100% current step with V _{VREF} = 3.3 V		500		mV

⁽¹⁾ Not tested in production; limits are based on characterization data



Electrical Characteristics (continued)

 $T_A = 25$ °C, over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{BLANK}	Current sense blanking time			1.8		μS
A _{ISENSE}	Current sense amplifier gain	Reference only		6.6		V/V
t _{OFF}	Current control constant off time			20		μS
PROTEC	TION CIRCUITS					
	VM undervoltege leekeut	V _{VM} falling; UVLO report			2.9	V
V _{UVLO}	VM undervoltage lockout	V _{VM} rising; UVLO recovery			3	V
I _{OCP}	Overcurrent protection trip level		2			Α
t _{DEG}	Overcurrent deglitch time			2.8		μS
t _{OCP}	Overcurrent protection period			1.6		ms
T _{TSD} (1)	Thermal shutdown temperature	Die temperature T _J	150	160	180	°C
T _{HYS} (1)	Thermal shutdown hysteresis	Die temperature T _J		50		°C

6.6 Timing Requirements

 T_{A} = 25°C, over recommended operating conditions unless otherwise noted

NO.			MIN	MAX	UNIT
1	t ₁	Delay time, xIN1 to xOUT1	100	600	ns
2	t ₂	Delay time, xIN2 to xOUT1	100	600	ns
3	t ₃	Delay time, xIN1 to xOUT2	100	600	ns
4	t ₄	Delay time, xIN2 to xOUT2	100	600	ns
5	t _F	Output rise time	50	150	ns
6	t _R	Output fall time	50	150	ns





Figure 1. Timing Diagram



6.7 Typical Characteristics





7 Detailed Description

7.1 Overview

The DRV8848 is an integrated motor driver solution for two DC motors or a bipolar stepper motor. The device integrates two H-bridges that use NMOS low-side drivers and PMOS high-side drivers and current sense regulation circuitry. The DRV8848 can be powered with a supply range between 4 to 18 V and is capable of providing an output current to 1-A rms.


A simple PWM interface allows easy interfacing to the controller circuit.

The current regulation uses a fixed off-time (t_{OFF}) PWM scheme. The current regulation trip point is controlled by the value of the sense resistor and the voltage applied to VREF.

A low-power sleep mode is included, which allows the system to save power when not driving the motor.



7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 PWM Motor Drivers

DRV8848 contains two identical H-bridge motor drivers with current-control PWM circuitry. Figure 6 shows a block diagram of the circuitry.



Feature Description (continued)




Figure 6. PWM Motor Driver Circuitry

7.3.2 Bridge Control

Table 1 shows the logic for the inputs xIN1 and xIN2.

Table 1. Bridge Control

xIN1	xIN2	xOUT1	xOUT2	Function (DC Motor)
0	0	Z	Z	Coast (fast decay)
0	1	L	Н	Reverse
1	0	Н	L	Forward
1	1	L	L	Brake (slow decay)

NOTE

Pins AIN1 and AIN2 are tri-level, so when they are left Hi-Z, they are not internally pulled to logic low. When AIN1 or AIN2 are set to Hi-Z and not in parallel mode, the output driver maintains the previous state.



7.3.3 Parallel Operation

The two drivers can be used in parallel to deliver twice the current to a single motor. To enter parallel mode, AIN1 and AIN2 must be left Hi-Z during power-up or when exiting sleep mode (nSLEEP toggling from 0 to 1). BIN1 and BIN2 are used to control the drivers. Tie AISEN and BISEN to a single sense resistor if current control is desired. To exit parallel mode, AIN1 and AIN2 must be driven high or low and the device must be powered-up or exit sleep mode. Figure 7 shows a block diagram of the device using parallel mode.




Figure 7. Parallel Mode Operation

7.3.4 Current Regulation

The current through the motor windings is regulated by a fixed-off-time PWM current regulation circuit. With DC brushed motors, current regulation can be used to limit the stall current (which is also the startup current) of the motor.

Current regulation works as follows:

When an H-bridge is enabled, current rises through the winding at a rate dependent on the supply voltage and inductance of the winding. If the current reaches the current chopping threshold, the bridge disables the current for a time t_{OFF} before starting the next PWM cycle. Note that immediately after the current is enabled, the voltage on the xISEN pin is ignored for a period of time (t_{BLANK}) before enabling the current sense circuitry. This blanking time also sets the minimum on-time of the PWM cycle.



The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor, connected to the xISEN pin, with a reference voltage. The reference voltage is derived from the voltage applied to the VREF pin and it is V_{VREF} / 6.6. The VREF pin can be tied, on board, to the 3.3 V – VINT pin, or it can be externally forced to a desired VREF voltage.

The full scale chopping current in a winding is calculated as follows:

$$I_{FS} = \frac{V_{VREF}}{6.6 \times R_{ISFNSF}}$$

where

- I_{FS} is the regulated current.
- V_{VREF} is the voltage on the VREF pin.
- R_{ISENSE} is the resistance of the sense resistor.

(1)

Example: If V_{VREF} is 3.3 V and a 500-m Ω sense resistor is used, the full-scale chopping current is 3.3 V / (6.6 × 500 m Ω) = 1 A.

Note that if the current control is not needed, the xISEN pins may be connected directly to ground. In this case, VREF should be connected to VINT.

7.3.5 Current Recirculation and Decay Modes

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached (see case 1 in Figure 8).

After the chopping current threshold is reached, the drive current is interrupted, but due to the inductive nature of the motor, current must continue to flow for some period of time. This is called recirculation current. To handle this recirculation current, the DRV8848 H-bridge operates in mixed decay mode.

Mixed decay is a combination of fast and slow decay modes. In fast decay mode, the opposite drivers are turned on to allow the current to decay (see case 2 in Figure 8). If the winding current approaches zero, while in fast decay, the bridge is disabled to prevent any reverse current flow. In slow decay mode, winding current is recirculated by enabling both of the low-side FETs in the bridge (see case 3 in Figure 8). Mixed decay starts with fast decay, then goes to slow decay. In DRV8848, the mixed decay ratio is 25% fast decay and 75% slow decay (as shown in Figure 9).






Figure 8. Decay Modes




Figure 9. Mixed Decay

7.3.6 Protection Circuits

The DRV8848 is fully protected against undervoltage, overcurrent, and overtemperature events.

7.3.6.1 OCP

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive. If this analog current limit persists for longer than the OCP deglitch time t_{OCP} , all FETs in the H-bridge are disabled and the nFAULT pin is driven low. The device remains disabled until the retry time t_{RETRY} occurs. The OCP is independent for each H-bridge.

Overcurrent conditions are detected independently on both high-side and low-side devices; that is, a short to ground, supply, or across the motor winding all result in an OCP event. Note that OCP does not use the current sense circuitry used for PWM current control, so OCP functions even without presence of the xISEN resistors.



7.3.6.2 TSD

If the die temperature exceeds safe limits T_{TSD} , all FETs in the H-bridge are disabled and the nFAULT pin is driven low. After the die temperature has fallen to a safe level, operation automatically resumes. The nFAULT pin is released after operation has resumed.

7.3.6.3 UVLO

If at any time the voltage on the VM pin falls below the UVLO falling threshold voltage, V_{UVLO} , all circuitry in the device is disabled, and all internal logic is reset. Operation resumes when V_{VM} rises above the UVLO rising threshold. The nFAULT pin is driven low during an undervoltage condition and is released after operation has resumed.

Table 2. Fault Handling

FAULT	ERROR REPORT	H-BRIDGE	INTERNAL CIRCUITS	RECOVERY
VM undervoltage (UVLO)	nFAULT unlatched	Disabled	Shut down	System and fault clears on recovery
Overcurrent (OCP)	nFAULT unlatched	Disabled	Operating	System and fault clears on recovery and motor is driven after time, t _{RETRY}
Thermal shutdown (TSD)	nFAULT unlatched	Disabled	Operating	System and fault clears on recovery

7.4 Device Functional Modes

The DRV8848 is active unless the nSLEEP pin is brought logic low. In sleep mode, the VINT regulator is disabled and the H-bridge FETs are disabled Hi-Z. Note that t_{SLEEP} must elapse after a falling edge on the nSLEEP pin before the device is in sleep mode. The DRV8848 is brought out of sleep mode automatically if nSLEEP is brought logic high. Note that t_{WAKE} must elapse before the output change state after wake-up.

When V_{VM} falls below the VM UVLO threshold (V_{UVLO}), the output driver, internal logic, and VINT regulator are reset.

Table 3. Functional Modes

MODE	CONDITION	H-BRIDGE	VINT		
Operating	4 V < V _{VM} < 18 V nSLEEP pin = 1	Operating	Operating		
Sleep	$4 \text{ V} < \text{V}_{VM} < 18 \text{ V}$ nSLEEP pin = 0	Disabled	Disabled		
Fault	Any fault condition met	Disabled	Depends on fault		



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8848 is used in stepper or brushed DC motor control.

8.2 Typical Application

The user can configure the DRV8848 with the following design procedure.




Figure 10. Typical Application Schematic

8.2.1 Design Requirements

Table 4 gives design input parameters for system design.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Nominal supply voltage	V	12 V		
Supply voltage range	$ V_{VM}$	4 to 18 V		
Motor winding resistance	R_L	3 Ω/phase		
Motor winding inductance	L _L	330 µH/phase		
Target chopping current	I _{CHOP}	500 mA		
Chopping current reference voltage	V_{VREF}	3.3 V		

(3)



8.2.2 Detailed Design Procedure

8.2.2.1 Current Regulation

The chopping current (I_{CHOP}) is the maximum current driven through either winding. This quantity depends on the sense resistor value (R_{XISEN}).

$$I_{CHOP} = \frac{V_{VREF}}{6.6 \times R_{XISEN}}$$
 (2)


 I_{CHOP} is set by a comparator which compares the voltage across R_{XISEN} to a reference voltage. Note that I_{CHOP} must follow Equation 3 to avoid saturating the motor.

$$I_{CHOP} \ (A) < \frac{V_{VM} \ (V)}{R_{L} \ (\Omega) + 2 \times R_{DS(ON)} \ (\Omega) + R_{XISEN} \ (\Omega)}$$

where

- $\bullet \quad V_{\text{VM}} \text{ is the motor supply voltage}.$
- R_L is the motor winding resistance.

8.2.3 Application Curves





9 Power Supply Recommendations

The DRV8848 is designed to operate from an input voltage supply (V_{VM}) range between 4 and 18 V. Place a 0.1- μ F ceramic capacitor rated for VM as close to the DRV8848 as possible. In addition, the user must include a bulk capacitor of at least 10 μ F on VM.

9.1 Bulk Capacitance Sizing

Bulk capacitance sizing is an important factor in motor drive system design. It depends on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- · Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- · Motor startup current
- · Motor braking method

The inductance between the power supply and motor drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. Size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet provides a recommended minimum value, but system-level testing is required to determine the appropriate-sized bulk capacitor.




Figure 13. Setup of Motor Drive System With External Power Supply



10 Layout

10.1 Layout Guidelines

Bypass the VM terminal to GND using a low-ESR ceramic bypass capacitor with a recommended value of 10 μ F rated for VM. Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

Bypass VINT to ground with a ceramic capacitor rated 6.3 V. Place this bypassing capacitor as close to the pin as possible.

10.2 Layout Example




Figure 14. Layout Recommendation



11 器件和文档支持

11.1 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8848PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8848	Samples
DRV8848PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8848	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Feb-2024

TAPE AND REEL INFORMATION





	· · · · · · · · · · · · · · · · · · ·
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8848PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8848PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 29-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8848PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
DRV8848PWPR	HTSSOP	PWP	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Feb-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DRV8848PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司